Texas Instruments TLV320AIC31IRHBR
- Part No.:
- TLV320AIC31IRHBR
- Manufacturer:
- Texas Instruments
- Category:
- CODECS
- Package:
- 32-VFQFN Exposed Pad
- Datasheet:
-
TLV320AIC31IRHBR.pdf
- Description:
- IC STEREO AUDIO CODEC LP 32-VQFN
- Quantity:
- Payment:

- Shipping:

Inventory:4,617
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
TLV320AIC31IRHBR from Texas Instruments is a low-power stereo audio codec IC integrating stereo 24-bit delta-sigma DAC (100-dB A-weighted SNR), stereo ADC (92-dB A-weighted SNR), programmable microphone bias, AGC, and four high-power output drivers capable of 500 mW/channel into 8-Ω speakers in BTL mode. It operates from 2.7–3.6 V analog, 1.65–1.95 V core, and 1.1–3.6 V I/O supplies, targeting portable audio/telephony systems with strict power and space constraints.
For engineers reviewing the TLV320AIC31IRHBR datasheet, TLV320AIC31IRHBR pinout, TLV320AIC31IRHBR application, or TLV320AIC31IRHBR equivalent, key selection considerations include its 32-pin QFN package, I²C control interface, support for I²S/DSP/TDM audio serial formats, 8–96 kHz sampling rates, and integrated headphone/speaker driver architecture requiring no external amplifiers in compact handheld designs.
Technical Context
The TLV320AIC31IRHBR implements dual delta-sigma modulation paths: a stereo DAC with programmable digital filters (3D/bass/treble/EQ/de-emphasis) and a stereo ADC preceded by two independent PGAs offering up to +59.5 dB gain in 0.5-dB steps. Its clocking subsystem includes a highly programmable PLL accepting MCLK inputs from 512 kHz to 50 MHz to generate precise audio sample clocks.
Signal routing is fully configurable via register-based mix/mux logic: six analog inputs (including differential mic inputs with programmable MICBIAS) feed into ADC paths, while DAC outputs and selected analog inputs are mixed and routed through volume-controlled paths to four high-power drivers (HPLOUT/HPLCOM/HPROUT/HPRCOM) and two fully differential line outputs (LEFT_LOP/LEFT_LOM/RIGHT_LOP/RIGHT_LOM).
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| DAC SNR | 100 dB A-weighted - enables high-fidelity playback with minimal audible noise floor in portable devices |
| ADC SNR | 92 dB A-weighted - supports clean voice capture from low-level microphone signals |
| Sampling Rate | 8–96 kHz - covers telephony (8/16 kHz), CD (44.1 kHz), and high-res audio (96 kHz) use cases |
| Output Power | 500 mW/channel into 8 Ω (BTL) - drives small speakers without external Class-D amplifier |
| Supply Voltages | Analog: 2.7–3.6 V; Core: 1.65–1.95 V; I/O: 1.1–3.6 V - enables flexible power domain partitioning in battery-powered systems |
| Power Consumption | 14 mW stereo 48-kHz playback (3.3-V analog supply) - extends battery life in always-on audio applications |
| PGA Gain Range | 0 to +59.5 dB in 0.5-dB steps - accommodates wide dynamic range of electret and MEMS microphones |
Pinout & Package
The TLV320AIC31IRHBR is housed in a 5-mm × 5-mm, 32-pin QFN package with exposed thermal pad (RHB suffix), optimized for compact portable PCB layouts and thermal dissipation in space-constrained audio subsystems.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| MCLK | Master Clock Input | Accepts system clock (512 kHz–50 MHz) for PLL-based audio clock generation |
| BCLK/WCLK | Audio Serial Bus Clocks | Bit clock and word clock I/O for I²S/DSP/TDM data framing |
| DIN/DOUT | Audio Data I/O | Serial audio data input/output supporting left/right-justified, I²S, DSP, and TDM modes |
| SCL/SDA | I²C Control Interface | 7-bit address (0x18), standard/fast-mode control bus for register configuration |
| HPLOUT/HPLCOM/HPROUT/HPRCOM | High-Power Output Drivers | Four terminals supporting capless 16-Ω headphone drive or BTL 8-Ω speaker drive at 500 mW/channel |
| LEFT_LOP/LEFT_LOM/RIGHT_LOP/RIGHT_LOM | Differential Line Outputs | Fully differential outputs for low-noise, EMI-resistant line-level signal routing |
| MICBIAS | Programmable Mic Bias | Configurable 2.0–2.75 V or AVDD output for electret microphone biasing |
| RESET | Hardware Reset Input | Active-low asynchronous reset requiring ≥10 ns pulse after power stabilization |
Key Features
| Feature | Design Value |
|---|---|
| Integrated AGC for recording | Automatically adjusts PGA gain during voice capture to maintain consistent signal level without clipping |
| Capless headphone output | Eliminates bulky DC-blocking capacitors in 16-Ω headphone path, reducing BOM cost and board area |
| Programmable digital audio effects | On-chip 3D enhancement, bass/treble/midrange, parametric EQ, and de-emphasis filters reduce DSP load |
| Extensive power domain control | Independent enable/disable of DAC, ADC, drivers, PLL, and I/O blocks minimizes active current per use case |
| Headset jack detection | Dedicated interrupt-capable circuitry detects plug insertion/removal for automatic audio path reconfiguration |
Applications
| Smartphone Audio Subsystem | Portable VoIP Handset |
|---|---|
Use Scenario: Integrated audio processing in slim smartphone platforms with single-ended headset and stereo speaker support. IC Role / Device Role / Timing Role: Primary audio codec handling simultaneous playback (DAC → speakers/headphones), recording (mic → ADC), and real-time AGC/EQ processing. Use Value: Reduces bill-of-materials by integrating 500-mW BTL speaker drivers and eliminating need for discrete mic bias and headphone amplifiers. | Use Scenario: Full-duplex voice communication device with noise-suppressed microphone input and loudspeaker output. IC Role / Device Role / Timing Role: Dual-path audio transceiver: ADC captures voice with AGC and digital noise filtering; DAC delivers clear playback to speaker with bass boost. Use Value: Achieves >92 dB SNR recording and 100 dB SNR playback within 14 mW power budget, extending talk time on Li-ion battery. |
| Wireless Headphone Dongle | Industrial Handheld Terminal |
Use Scenario: USB-C or Bluetooth audio adapter converting digital stream to analog for wired headphones. IC Role / Device Role / Timing Role: Stereo DAC-centric operation with I²S input, capless 16-Ω headphone drive, and programmable volume/EQ. Use Value: Enables zero-capacitor headphone output and 3D audio enhancement without host CPU intervention. | Use Scenario: Ruggedized field terminal requiring reliable voice capture in noisy environments and clear local playback. IC Role / Device Role / Timing Role: Robust audio interface with differential line inputs for external mic preamps and high-SNR ADC path with 59.5 dB PGA gain. Use Value: Maintains intelligible voice capture under 80 dB(A) ambient noise using programmable AGC and high common-mode rejection line inputs. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar stereo audio codec applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| TLV320AIC32IRHBR | Higher DAC SNR (102 dB), integrated charge pump for capless 16-Ω headphone drive, same pinout and register map | Better suited for premium audio quality requirements where ultra-low noise floor is critical | Select TLV320AIC32IRHBR when >100 dB DAC SNR and guaranteed capless headphone performance are mandatory |
| WM8960GEFL/V | Lower power (12 mW playback), 98 dB DAC SNR, different I²C address (0x1A), 32-pin QFN but non-pin-compatible pin assignment | Targeted at cost-sensitive consumer audio with simpler register structure and fewer digital effects | Choose WM8960GEFL/V for lower-cost implementations where advanced EQ/AGC features are not required |
Compared with TLV320AIC31IRHBR, TLV320AIC32IRHBR offers higher fidelity and enhanced capless drive reliability, while WM8960GEFL/V provides reduced power and simplified software integration at the expense of programmability and SNR margin.
Availability
TLV320AIC31IRHBR is available at Aetrix Electronics and suitable for smartphone audio subsystems, portable VoIP handsets, wireless headphone dongles, and industrial handheld terminals requiring stable component supply across production lifecycles.
Supply support for TLV320AIC31IRHBR includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Texas Instruments is a global semiconductor leader specializing in analog, embedded processing, and connectivity technologies, with decades of expertise in precision audio signal chains.
The TLV320AIC31IRHBR belongs to TI's low-power audio codec product line, engineered specifically for space- and power-constrained portable electronics requiring integrated analog front-end, digital audio processing, and direct-drive output capability.
FAQ
What is the minimum master clock frequency supported by the TLV320AIC31IRHBR?
The TLV320AIC31IRHBR supports master clock (MCLK) frequencies from 512 kHz to 50 MHz. At the lower end, 512 kHz enables basic 8-kHz sampling rate operation with integer PLL division, making it suitable for narrowband telephony applications where ultra-low power and minimal clock source complexity are priorities. The device's flexible PLL ensures stable audio clocks across this full range.
Does the TLV320AIC31IRHBR support capless headphone output?
Yes, the TLV320AIC31IRHBR supports capless headphone output using its programmable common-mode voltage (1.35 V, 1.50 V, 1.65 V, or 1.80 V) on HPLCOM and HPRCOM pins. This eliminates the need for large DC-blocking capacitors in 16-Ω headphone paths, reducing PCB area and BOM cost. Performance is verified at 30 mW into 16 Ω with <0.016% THD+N.
What are the power supply requirements for the TLV320AIC31IRHBR analog section?
The TLV320AIC31IRHBR requires three independent supply domains: analog supply (AVDD) from 2.7 V to 3.6 V for the DAC and associated circuitry; analog driver supply (DRVDD) from 2.7 V to 3.6 V for headphone/speaker drivers; and analog ADC ground (AVSS1/AVSS2) and driver ground (DRVSS) referenced to 0 V. Proper decoupling with 0.1 µF and 0.47 µF capacitors per supply is mandatory per the datasheet.
How does the automatic gain control (AGC) function in the TLV320AIC31IRHBR?
The TLV320AIC31IRHBR implements AGC by dynamically adjusting the programmable gain amplifier (PGA) in the ADC path-spanning 0 to +59.5 dB in 0.5-dB steps-based on input signal level. It monitors peak amplitude and applies gain changes with configurable attack/release times to prevent clipping while maintaining speech intelligibility, especially useful for variable-distance microphone use in VoIP or conferencing devices.
Is the TLV320AIC31IRHBR pin-compatible with other members of the TLV320AIC3x family?
The TLV320AIC31IRHBR shares the same 32-pin QFN (RHB) package and pinout with TLV320AIC32IRHBR and TLV320AIC33IRHBR, enabling hardware reuse across variants. However, register maps differ: TLV320AIC31IRHBR uses two pages (0 and 1), while later variants add page 2 for extended features. Firmware must be validated per device due to functional differences in digital effects and power control.
TLV320AIC31IRHBR Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Texas Instruments
- Series:
- -
- Package/Case:
- 32-VFQFN Exposed Pad
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Type:
- Stereo Audio
- Data Interface:
- PCM Audio Interface
- Resolution (Bits):
- 24 b
- Number of ADCs / DACs:
- 2 / 2
- Sigma Delta:
- Yes
- S/N Ratio, ADCs / DACs (db) Typ:
- 92 / 100
- Dynamic Range, ADCs / DACs (db) Typ:
- 92 / 100
- Voltage - Supply, Analog:
- 2.7V ~ 3.6V
- Voltage - Supply, Digital:
- 1.65V ~ 1.95V
- Operating Temperature:
- -40°C ~ 85°C
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 32-VQFN (5x5)
TLV320AIC31IRHBR FAQ
1.How can I place an order for TLV320AIC31IRHBR through Aetrix?
Please submit a Request for Quotation (RFQ) for TLV320AIC31IRHBR on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for TLV320AIC31IRHBR reliable?
The price and inventory of TLV320AIC31IRHBR are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for TLV320AIC31IRHBR is usually 5 days.
3.What payment methods are accepted for TLV320AIC31IRHBR?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for TLV320AIC31IRHBR transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for TLV320AIC31IRHBR?
TLV320AIC31IRHBR orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your TLV320AIC31IRHBR order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for TLV320AIC31IRHBR?
For technical support, including TLV320AIC31IRHBR datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your TLV320AIC31IRHBR requirements.
6.How does Aetrix verify that TLV320AIC31IRHBR is sourced from the original manufacturer or authorized distributors?
All TLV320AIC31IRHBR products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that TLV320AIC31IRHBR meets industry standards.
7.What is the process for return or replacement of TLV320AIC31IRHBR?
All TLV320AIC31IRHBR units undergo pre-shipment inspection (PSI). If there is an issue with TLV320AIC31IRHBR, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The TLV320AIC31IRHBR part is unused and in its original packaging.
Return procedure for TLV320AIC31IRHBR:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
TLV320AIC31IRHBR Tags

-
NAU88C22YG
Nuvoton Technology Corporation

-
TLV320AIC3100IRHBR
Texas Instruments

-
DA7212-01UM2
Renesas

-
NAU8810YG
Nuvoton Technology Corporation

-
DA7218-00U32
Renesas

-
CMX655DQ6-TR1K
CML Micro

-
SGTL5000XNLA3
NXP Semiconductors

-
TLV320AIC3104IRHBR
Texas Instruments

-
MAX9867EWV+T
Analog Devices Inc./Maxim Integrated

-
MAX9860ETG+T
Analog Devices Inc./Maxim Integrated

-
TLV320AIC3106IRGZR
Texas Instruments

-
SGTL5000XNLA3R2
NXP Semiconductors
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
