Texas Instruments TLV320AIC3253IYZKR
- Part No.:
- TLV320AIC3253IYZKR
- Manufacturer:
- Texas Instruments
- Category:
- CODECS
- Package:
- 25-UFBGA, DSBGA
- Datasheet:
-
TLV320AIC3253IYZKR.pdf
- Description:
- IC STEREO AUD CODEC ADJ 25DSBGA
- Quantity:
- Payment:

- Shipping:

Inventory:3,987
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
TLV320AIC3253IYZKR from Texas Instruments is a low-power stereo audio codec with embedded miniDSP, 100dB SNR DAC, 4.1mW 48ksps playback, and programmable PowerTune™ for voice-to-192kHz audio. It integrates stereo headphone drivers (16Ω SE / 32Ω differential), digital microphone PDM interface, LDO, PLL, and dual I²S/SPI control interfaces - deployed in mobile handsets and portable computing audio subsystems.
For engineers reviewing the TLV320AIC3253IYZKR datasheet, TLV320AIC3253IYZKR pinout, TLV320AIC3253IYZKR application, or TLV320AIC3253IYZKR equivalent, key selection criteria include its 2.7mm × 2.7mm WCSP package, -6dB to +29dB programmable volume control in 1dB steps, analog bypass mode, and configurable GPIO/MFP pins supporting headset detection and clock routing.
Technical Context
The TLV320AIC3253IYZKR implements a fully register-programmable signal path: stereo ADC/DAC with independent volume control (-6dB to +29dB, 1dB steps), analog bypass routing (INL→HPL, INR→HPR), and flexible clock sourcing via MCLK, BCLK, GPIO, or fractional PLL (512kHz–50MHz input). Its PowerTune™ architecture enables dynamic trade-offs between power (e.g., 4.1mW stereo playback at 48ksps) and performance (100dB SNR).
Digital interface flexibility includes primary I²S with WCLK/BCLK/DIN/DOUT, secondary I²S support, SPI/I²C control bus (selected by SPI_SELECT pin), and multifunction pins (MFP1–MFP5) enabling clock output, interrupt generation, or digital microphone clock/data routing - all configurable per register settings without hardware changes.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| SNR (DAC) | 100 dB A-weighted - enables high-fidelity playback with minimal audible noise floor in portable devices. |
| Power Consumption | 4.1 mW stereo 48ksps playback - extends battery life in mobile handsets and wearables. |
| Volume Control Range | -6 dB to +29 dB in 1 dB steps - supports precise loudness matching across diverse speaker/headphone impedances. |
| Headphone Output | 16 Ω single-ended (13 mW) or 32 Ω differential (125 mW) - drives standard earpieces and premium headphones without external amplification. |
| Sampling Rate Support | 8 kHz to 192 kHz - covers narrowband telephony up to high-resolution audio streaming. |
| Integrated LDO | 1.5V–1.95V AVdd output from 1.9V–3.6V LDOIN - simplifies power design by eliminating external analog supply regulators. |
| PLL Input Range | 512 kHz to 50 MHz - accepts common crystal or system clocks, enabling flexible clock tree integration. |
Pinout & Package
TLV320AIC3253IYZKR uses the 2.7mm × 2.7mm S-XBGA-N25 (YZK) wafer-level chip-scale package with 25-ball array and 0.4mm pitch. All balls are assigned to functional terminals; multiple balls per pin name (e.g., AVss, DVss) must be connected on PCB.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| MCLK | Master Clock Input | Primary source for internal PLL and codec timing; supports 50 MHz max frequency. |
| BCLK / WCLK | Audio Serial Bus Bit/Word Clock | Synchronizes I²S data transfer; configurable as PLL input or secondary interface clock. |
| DIN / DOUT | Primary I²S Data In/Out | Carries left/right PCM data; DIN also serves as digital microphone input when SPI_SELECT = 0. |
| HPL / HPR | Stereo Headphone Driver Outputs | True differential-capable outputs; support SE (16Ω) or BTL (32Ω) configurations with programmable gain. |
| MICBIAS | Microphone Bias Voltage | Programmable 1.25V–2.5V output (4 modes); supplies electret condenser microphones with ≤3 mA sourcing. |
| SPI_SELECT | Control Interface Mode Select | Hardware pin (active-high) that configures SCL/SS and SDA/MOSI for I²C or SPI protocol. |
| RESET | Active-Low Reset Input | Asynchronous hard reset; initializes all registers and disables analog/digital blocks until deasserted. |
| GPIO/MFP5 | General Purpose I/O (YZK only) | Configurable as CLKOUT, INT1/INT2, ADC word clock, or digital mic clock - expands system timing options. |
Key Features
| Feature | Design Value |
|---|---|
| Embedded miniDSP | Fully programmable 55.3 MHz DSP core for custom filtering, EQ, echo cancellation, and effects - eliminates need for external audio processors. |
| PowerTune™ Technology | Runtime-selectable power-performance profiles (e.g., PTM_P3 for low-noise, PTM_P4 for ultra-low-power) - adapts to use cases like docked vs. mobile operation. |
| Analog Bypass Mode | Direct INL→HPL / INR→HPR routing with ±0.4 dB gain error and 3 mVRMS A-weighted noise - enables zero-latency audio passthrough for voice assistants. |
| Digital Microphone Interface | PDM input support on DIN/MFP3 with programmable DMCLK output - enables direct connection of MEMS microphones without external decimation filters. |
| Flexible Clock Architecture | Four selectable PLL input sources (MCLK, BCLK, DIN, GPIO) and multiple clock output options (DMCLK, GPIO, DOUT) - reduces external clock components and simplifies layout. |
Applications
| Mobile Handset Audio | Portable Computing Audio |
|---|---|
|
Use Scenario: Dual-mic far-field voice capture and stereo headphone playback in slim smartphones. IC Role / Device Role / Timing Role: Audio codec handling ADC (stereo digital mic), DAC (headphone), and miniDSP-based noise suppression. Use Value: 4.1mW playback power and PowerTune™ enable >20-hour voice assistant runtime; 100dB SNR ensures clear call quality. |
Use Scenario: High-fidelity audio output and line-in recording in ultrabooks and 2-in-1 tablets. IC Role / Device Role / Timing Role: Stereo DAC/ADC with analog bypass, programmable volume, and LDO-powered analog section. Use Value: Integrated LDO (1.9V–3.6V input) eliminates discrete regulators; 16Ω/32Ω headphone drive supports OEM earbud ecosystems. |
| Communication Device Audio | Wearable Audio Subsystem |
|
Use Scenario: VoIP headset with mono mic input, stereo DAC output, and headset detect functionality. IC Role / Device Role / Timing Role: Codec providing mic bias, analog bypass, GPIO-based jack insertion sensing, and I²S interface to host SoC. Use Value: MICBIAS (1.25–2.5V, 3mA) powers ECMs; GPIO/MFP5 enables plug-and-play headset detection without external circuitry. |
Use Scenario: Compact Bluetooth earbuds requiring ultra-low-power stereo DAC and analog bypass for sensor fusion audio. IC Role / Device Role / Timing Role: Low-voltage audio processor (1.26V–1.95V DVdd, 1.5V–1.95V AVdd) with 2.7mm × 2.7mm WCSP footprint. Use Value: 2.7mm × 2.7mm YZK package fits constrained PCB space; 4.1mW playback minimizes thermal load in sealed enclosures. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar stereo audio codec applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| TLV320AIC3101IRGET | Lower SNR (92dB), no miniDSP, no digital mic interface, QFN-24 package (4mm × 4mm) | Targeted at cost-sensitive voice-only applications; lacks programmable effects and high-res playback capability | Select when miniDSP, PDM input, or 100dB SNR are unnecessary - reduces BOM cost and firmware complexity |
| PCM3168APFBR | Higher channel count (8-channel ADC/DAC), no integrated LDO, no PowerTune, TQFP-64 package | Designed for professional audio interfaces and multi-mic arrays - not optimized for battery-powered portables | Choose for multi-channel studio-grade recording where power efficiency and miniaturization are secondary to channel density |
Compared with TLV320AIC3253IYZKR, TLV320AIC3101IRGET offers lower integration but simpler configuration, while PCM3168APFBR provides expanded I/O at the expense of size, power, and embedded processing - making TLV320AIC3253IYZKR optimal for space-constrained, battery-sensitive stereo audio endpoints.
Availability
TLV320AIC3253IYZKR is available at Aetrix Electronics and suitable for mobile handset audio, portable computing audio, communication device audio, and wearable audio subsystems requiring stable component supply, long-term lifecycle support, and wafer-level packaging compatibility.
Supply support for TLV320AIC3253IYZKR includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Texas Instruments is a global semiconductor leader specializing in analog, embedded processing, and connectivity technologies, with decades of expertise in precision audio signal chains and low-power system solutions.
The TLV320AIC3253 product line delivers ultra-low-power, highly integrated audio codecs for battery-operated portable devices - designed to replace discrete audio subsystems with single-chip solutions featuring miniDSP, PowerTune™, and flexible digital interfaces.
FAQ
What is the package type and pin count of the TLV320AIC3253IYZKR?
The TLV320AIC3253IYZKR uses the S-XBGA-N25 (YZK) wafer-level chip-scale package: 2.7mm × 2.7mm footprint, 0.4mm ball pitch, and 25-ball array. This compact WCSP enables high-density PCB layouts in space-constrained mobile designs while maintaining thermal performance via substrate-level grounding.
Does the TLV320AIC3253IYZKR support digital microphone inputs?
Yes, the TLV320AIC3253IYZKR supports stereo digital microphone PDM inputs via DIN (when SPI_SELECT = 0) and DMDIN/MFP3. It provides programmable DMCLK output on DMCLK/MFP4 and supports sampling rates up to 128Fs - enabling direct connection of MEMS microphones without external decimation logic.
What are the voltage supply requirements for the TLV320AIC3253IYZKR?
The TLV320AIC3253IYZKR requires three independent supplies: LDOIN (1.9V–3.6V) for internal LDO and headphone power, AVdd (1.5V–1.95V) for analog circuitry, and DVdd (1.26V–1.95V) for digital core. IOVDD (1.1V–3.6V) sets I/O logic levels, allowing interfacing with 1.2V, 1.8V, or 3.3V host processors.
How does PowerTune™ technology function in the TLV320AIC3253IYZKR?
PowerTune™ in the TLV320AIC3253IYZKR enables runtime selection of power-performance trade-offs via register-controlled profiles (e.g., PTM_P3 for low-noise, PTM_P4 for ultra-low-power). It dynamically adjusts clock frequencies, block enable states, and bias currents - reducing power from 4.1mW (48ksps playback) to sub-mW standby without sacrificing audio fidelity.
Can the TLV320AIC3253IYZKR operate without an external crystal?
Yes, the TLV320AIC3253IYZKR can derive its internal clock from multiple sources including MCLK, BCLK, GPIO, or its integrated fractional PLL. The PLL accepts input clocks from 512kHz to 50MHz - allowing use of system clocks or low-cost oscillators instead of crystals, reducing BOM count and board area.
TLV320AIC3253IYZKR Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Texas Instruments
- Series:
- PowerTune™
- Package/Case:
- 25-UFBGA, DSBGA
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Type:
- Stereo Audio
- Data Interface:
- I2C, Serial, SPI™
- Resolution (Bits):
- 32 b
- Number of ADCs / DACs:
- 0 / 2
- Sigma Delta:
- Yes
- S/N Ratio, ADCs / DACs (db) Typ:
- 100 / 99
- Dynamic Range, ADCs / DACs (db) Typ:
- 99 / 98
- Voltage - Supply, Analog:
- 1.5V ~ 1.95V
- Voltage - Supply, Digital:
- 1.26V ~ 1.95V
- Operating Temperature:
- -40°C ~ 85°C
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 25-DSBGA
TLV320AIC3253IYZKR FAQ
1.How can I place an order for TLV320AIC3253IYZKR through Aetrix?
Please submit a Request for Quotation (RFQ) for TLV320AIC3253IYZKR on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for TLV320AIC3253IYZKR reliable?
The price and inventory of TLV320AIC3253IYZKR are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for TLV320AIC3253IYZKR is usually 5 days.
3.What payment methods are accepted for TLV320AIC3253IYZKR?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for TLV320AIC3253IYZKR transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for TLV320AIC3253IYZKR?
TLV320AIC3253IYZKR orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your TLV320AIC3253IYZKR order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for TLV320AIC3253IYZKR?
For technical support, including TLV320AIC3253IYZKR datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your TLV320AIC3253IYZKR requirements.
6.How does Aetrix verify that TLV320AIC3253IYZKR is sourced from the original manufacturer or authorized distributors?
All TLV320AIC3253IYZKR products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that TLV320AIC3253IYZKR meets industry standards.
7.What is the process for return or replacement of TLV320AIC3253IYZKR?
All TLV320AIC3253IYZKR units undergo pre-shipment inspection (PSI). If there is an issue with TLV320AIC3253IYZKR, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The TLV320AIC3253IYZKR part is unused and in its original packaging.
Return procedure for TLV320AIC3253IYZKR:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
TLV320AIC3253IYZKR Tags

-
NAU88C22YG
Nuvoton Technology Corporation

-
TLV320AIC3100IRHBR
Texas Instruments

-
DA7212-01UM2
Renesas

-
NAU8810YG
Nuvoton Technology Corporation

-
DA7218-00U32
Renesas

-
CMX655DQ6-TR1K
CML Micro

-
SGTL5000XNLA3
NXP Semiconductors

-
TLV320AIC3104IRHBR
Texas Instruments

-
MAX9867EWV+T
Analog Devices Inc./Maxim Integrated

-
MAX9860ETG+T
Analog Devices Inc./Maxim Integrated

-
TLV320AIC3106IRGZR
Texas Instruments

-
SGTL5000XNLA3R2
NXP Semiconductors
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

