Texas Instruments TLV320AIC32IRHBTG4
- Part No.:
- TLV320AIC32IRHBTG4
- Manufacturer:
- Texas Instruments
- Category:
- CODECS
- Package:
- 32-VFQFN Exposed Pad
- Datasheet:
-
TLV320AIC32IRHBTG4.pdf
- Description:
- IC AUDIO CODEC 24BIT PCM 32VQFN
- Quantity:
- Payment:

- Shipping:

Inventory:3,574
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
TLV320AIC32IRHBTG4 from Texas Instruments is a low-power stereo audio CODEC with integrated stereo headphone amplifier, six analog input channels, four high-power output drivers, and fully differential line outputs. It delivers 14-mW stereo 48-kHz playback at 3.3-V analog supply, supports 8–96 kHz sampling rates, and features programmable microphone bias, AGC, and digital audio effects (3D/bass/treble/EQ/de-emphasis). It targets portable audio/telephony systems such as smartphones and PDAs.
For engineers reviewing the TLV320AIC32IRHBTG4 datasheet, TLV320AIC32IRHBTG4 pinout, TLV320AIC32IRHBTG4 application, or TLV320AIC32IRHBTG4 equivalent, key selection considerations include its 32-pin QFN package, I²C control interface, dual-supply architecture (AVDD: 2.7–3.6 V; DVDD: 1.65–1.95 V), 92-dB ADC SNR, 100-dB DAC SNR, and capless 16-Ω headphone drive capability.
Technical Context
The TLV320AIC32IRHBTG4 integrates stereo delta-sigma ADCs and DACs with independent programmable gain amplifiers (0 to +59.5 dB in 0.5-dB steps for ADC; up to 9-dB programmable gain for headphone outputs) and a highly configurable PLL supporting MCLK inputs from 512 kHz to 50 MHz. Its audio serial data bus supports I²S, left/right-justified, DSP, and TDM modes with BCLK/WCLK/DIN/DOUT signaling.
Power management includes register-based modular control enabling ultra-low-power operation: 14 mW for stereo DAC playback, 2 mA for mono ADC recording, and 0.1 µA in full power-down mode. The device implements two-page register mapping (Page 0 and Page 1), accessed via I²C address 0x18 (7-bit), requiring hardware reset (RESETB low ≥10 ns) after power stabilization.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Sampling Rate | 8–96 kHz - enables compatibility with voice (8/16 kHz), CD (44.1 kHz), and high-res audio (96 kHz) systems |
| ADC SNR | 92 dB A-weighted - supports high-fidelity microphone recording with low noise floor |
| DAC SNR | 100 dB A-weighted - ensures clean line-level output for external amplifiers or direct line-out |
| Headphone Drive | 30 mW into 16 Ω (capless) - eliminates DC-blocking capacitors in space-constrained portable designs |
| Power Consumption | 14 mW stereo playback @ 48 kHz - extends battery life in always-on audio subsystems |
| Supply Voltages | AVDD/DRVDD: 2.7–3.6 V; DVDD: 1.65–1.95 V; IOVDD: 1.1–3.6 V - supports mixed-voltage SoC interfacing |
| Control Interface | I²C (7-bit address 0x18), standard/fast mode - simplifies host processor integration with minimal GPIO overhead |
Pinout & Package
TLV320AIC32IRHBTG4 is housed in a 5 × 5 mm, 32-pin QFN package with exposed thermal pad (RHB designation), optimized for thermal dissipation in compact portable PCB layouts.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| MCLK | Master clock input | Accepts 512 kHz–50 MHz reference clock for PLL-based audio rate synthesis |
| BCLK / WCLK | Audio serial bus bit/word clock | Configurable as master or slave; supports I²S, LJF, RJF, DSP, TDM timing formats |
| DIN / DOUT | Serial audio data I/O | Full-duplex audio streaming path between host processor and CODEC |
| SCL / SDA | I²C control bus | 7-bit address 0x18; enables register configuration without dedicated SPI lines |
| MIC1L/R–MIC3L/R | Analog input terminals | Six single-ended inputs configurable as mic/line; support mix/mux routing to ADC paths |
| HPLOUT / HPROUT | High-power headphone outputs | Capable of 30 mW into 16 Ω (capless) or 15 mW into 32 Ω; HPLCOM/HPRCOM serve as common-mode or BTL return |
| LEFT_LOP/M – RIGHT_LOP/M | Fully differential line outputs | Deliver 1.414 VRMS differential signal into 10 kΩ load; support AC-coupled or DC-coupled line-out |
| RESETB | Active-low hardware reset | Must be pulsed low ≥10 ns after all supplies stabilize to initialize register map and PLL |
Key Features
| Feature | Design Value |
|---|---|
| Programmable microphone bias | Four selectable levels (2.0/2.25/2.5/2.75 V) - matches diverse electret condenser microphone requirements |
| Automatic Gain Control (AGC) | Configurable attack/release times and threshold - maintains consistent record level across varying acoustic environments |
| Digital audio effects engine | On-chip 3D enhancement, bass/treble boost, parametric EQ, and de-emphasis filters - offloads DSP processing from host CPU |
| Modular power control | Independent enable/disable of ADC, DAC, PLL, headphone drivers - achieves sub-µA deep-sleep states |
| Jack detection with interrupt | Dedicated hardware sensing for headset insertion/removal - enables OS-level event handling without polling |
Applications
| Smartphone Audio Subsystem | PDA Voice Recording |
|---|---|
Use Scenario: Integrated audio path for cellular call handling, music playback, and voice assistant interaction in space-constrained handheld devices. IC Role / Device Role / Timing Role: Central stereo CODEC managing microphone input, speaker/headphone output, and line-level interconnect with baseband/application processor. Use Value: 14-mW playback and 2-mA mono record minimize battery drain; capless headphone drive reduces BOM count by eliminating 4× 220-µF electrolytics. | Use Scenario: High-SNR voice memo capture and playback in legacy PDA platforms with limited PCB area and thermal budget. IC Role / Device Role / Timing Role: Dual-role audio interface providing low-noise ADC front-end and clean DAC playback path with programmable gain staging. Use Value: 92-dB ADC SNR and 0.5-dB PGA step resolution enable clear speech capture even with low-output MEMS microphones. |
| Portable Media Player | VoIP Handset |
Use Scenario: Audio decode/playback engine in flash-based MP3/WMA players with stereo headphone and line-out options. IC Role / Device Role / Timing Role: Stereo DAC-centric CODEC delivering filtered, volume-controlled analog output to headphones and line drivers. Use Value: On-chip de-emphasis (for 32/44.1/48 kHz) and 100-dB DAC SNR preserve fidelity of compressed audio files without external post-processing. | Use Scenario: Full-duplex audio interface in SIP-based desk phones or wireless VoIP handsets requiring echo cancellation support. IC Role / Device Role / Timing Role: Simultaneous stereo ADC acquisition and DAC playback with low-latency TDM bus support for multi-mic array or sidetone mixing. Use Value: Six analog inputs allow flexible mic/line combinations; programmable AGC stabilizes near-end talker level during variable network conditions. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar stereo audio CODEC applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| TLV320AIC3101IRHBT | Lower power (10 mW playback), no headphone amp, 24-pin QFN, 8–48 kHz only | Targeted at cost-sensitive, non-headphone applications like docking stations or accessory audio hubs | Select when headphone drive is unnecessary and board space is extremely constrained |
| PCM3168APFPR | Higher performance (110-dB DAC SNR), 8-channel ADC/DAC, 48-pin TQFP, no integrated headphone amp | Designed for professional audio interfaces and multi-channel studio equipment | Select when multi-channel I/O, higher dynamic range, or external amplifier topology is required |
Compared with TLV320AIC32IRHBTG4, TLV320AIC3101IRHBT offers lower system cost and power but sacrifices headphone drive and sample-rate flexibility, while PCM3168APFPR provides superior SNR and channel count at the expense of integration density and embedded audio processing features.
Availability
TLV320AIC32IRHBTG4 is available at Aetrix Electronics and suitable for smartphone audio subsystems, PDA voice recording modules, portable media players, and VoIP handsets requiring stable component supply and long-term production continuity.
Supply support for TLV320AIC32IRHBTG4 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Texas Instruments is a global semiconductor leader specializing in analog, embedded processing, and connectivity technologies, with decades of expertise in precision audio signal chains.
The TLV320AIC32 product line was designed specifically for battery-powered portable electronics, integrating high-fidelity audio conversion, intelligent power management, and compact packaging to reduce total system cost and footprint.
FAQ
What is the minimum hardware reset pulse width required for reliable initialization of the TLV320AIC32IRHBTG4?
The TLV320AIC32IRHBTG4 requires an active-low RESETB pulse of at least 10 nanoseconds after all power supplies (AVDD, DRVDD, DVDD, IOVDD) have stabilized within specification. Failure to meet this timing may result in undefined register states or failure to respond to I²C commands. This requirement is explicitly defined in the device's recommended operating conditions table and applies regardless of clock source or sampling rate configuration.
Does the TLV320AIC32IRHBTG4 support capless headphone output, and what load configurations are verified?
Yes, the TLV320AIC32IRHBTG4 supports capless (DC-coupled) stereo headphone output driving up to 30 mW per channel into 16 Ω loads, as confirmed in the Electrical Characteristics table under "STEREO HEADPHONE DRIVER" section. It also supports AC-coupled configurations with 32 Ω loads delivering 15 mW. The device provides four programmable output common-mode voltage options (1.35 V, 1.50 V, 1.65 V, 1.80 V) to optimize THD+N performance across different load types.
What are the supported audio serial data bus formats for the TLV320AIC32IRHBTG4, and how are they configured?
The TLV320AIC32IRHBTG4 supports I²S, left-justified, right-justified, DSP, and TDM audio serial data formats. Configuration is performed via register writes to the AUDIO INTERFACE CONTROL registers (Page 0, addresses 0x0C–0x0E), where bit fields select format, word length (16/20/24/32-bit), and master/slave mode. Timing diagrams for each mode (Figures 2–5) confirm strict setup/hold and delay specifications across IOVDD ranges from 1.1 V to 3.3 V.
How does the programmable microphone bias voltage function on the TLV320AIC32IRHBTG4, and what are its valid settings?
The TLV320AIC32IRHBTG4 provides a programmable MICBIAS output (Pin 15) with four factory-trimmed voltage options: 2.0 V, 2.25 V, 2.5 V, and 2.75 V - selectable via register bits in the MIC BIAS CONTROL register (Page 0, address 0x08). These settings accommodate a wide range of electret condenser microphones with differing current and voltage requirements, and the bias circuit is rated for up to 4 mA sourcing capability at the 2.5-V setting.
Can the TLV320AIC32IRHBTG4 operate with mismatched analog and digital supply voltages, and what are the absolute limits?
Yes, the TLV320AIC32IRHBTG4 is designed for independent supply domains: AVDD/DRVDD (2.7–3.6 V), DVDD (1.65–1.95 V), and IOVDD (1.1–3.6 V). Absolute maximum ratings permit AVDD–DRVDD differential up to ±0.1 V, and IOVDD–DVSS up to –0.3 V to +3.9 V. Operation outside recommended ranges risks latch-up or permanent damage; for example, DVDD must never exceed 2.5 V relative to DVSS, and AVDD must remain within 2.7–3.6 V for guaranteed ADC/DAC performance.
TLV320AIC32IRHBTG4 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Texas Instruments
- Series:
- -
- Package/Case:
- 32-VFQFN Exposed Pad
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Discontinued at Digi-Key
- Type:
- Stereo Audio
- Data Interface:
- PCM Audio Interface
- Resolution (Bits):
- 24 b
- Number of ADCs / DACs:
- 2 / 2
- Sigma Delta:
- Yes
- S/N Ratio, ADCs / DACs (db) Typ:
- 92 / 100
- Dynamic Range, ADCs / DACs (db) Typ:
- 92 / 100
- Voltage - Supply, Analog:
- 2.7V ~ 3.6V
- Voltage - Supply, Digital:
- 1.65V ~ 1.95V
- Operating Temperature:
- -40°C ~ 85°C
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 32-VQFN (5x5)
TLV320AIC32IRHBTG4 FAQ
1.How can I place an order for TLV320AIC32IRHBTG4 through Aetrix?
Please submit a Request for Quotation (RFQ) for TLV320AIC32IRHBTG4 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for TLV320AIC32IRHBTG4 reliable?
The price and inventory of TLV320AIC32IRHBTG4 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for TLV320AIC32IRHBTG4 is usually 5 days.
3.What payment methods are accepted for TLV320AIC32IRHBTG4?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for TLV320AIC32IRHBTG4 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for TLV320AIC32IRHBTG4?
TLV320AIC32IRHBTG4 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your TLV320AIC32IRHBTG4 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for TLV320AIC32IRHBTG4?
For technical support, including TLV320AIC32IRHBTG4 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your TLV320AIC32IRHBTG4 requirements.
6.How does Aetrix verify that TLV320AIC32IRHBTG4 is sourced from the original manufacturer or authorized distributors?
All TLV320AIC32IRHBTG4 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that TLV320AIC32IRHBTG4 meets industry standards.
7.What is the process for return or replacement of TLV320AIC32IRHBTG4?
All TLV320AIC32IRHBTG4 units undergo pre-shipment inspection (PSI). If there is an issue with TLV320AIC32IRHBTG4, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The TLV320AIC32IRHBTG4 part is unused and in its original packaging.
Return procedure for TLV320AIC32IRHBTG4:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
TLV320AIC32IRHBTG4 Tags

-
NAU88C22YG
Nuvoton Technology Corporation

-
TLV320AIC3100IRHBR
Texas Instruments

-
DA7212-01UM2
Renesas

-
NAU8810YG
Nuvoton Technology Corporation

-
DA7218-00U32
Renesas

-
CMX655DQ6-TR1K
CML Micro

-
SGTL5000XNLA3
NXP Semiconductors

-
TLV320AIC3104IRHBR
Texas Instruments

-
MAX9867EWV+T
Analog Devices Inc./Maxim Integrated

-
MAX9860ETG+T
Analog Devices Inc./Maxim Integrated

-
TLV320AIC3106IRGZR
Texas Instruments

-
SGTL5000XNLA3R2
NXP Semiconductors
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
