Texas Instruments TLV3802DSSR
- Part No.:
- TLV3802DSSR
- Manufacturer:
- Texas Instruments
- Category:
- Comparators
- Package:
- 12-WFDFN Exposed Pad
- Datasheet:
-
TLV3802DSSR.pdf
- Description:
- DUAL 225-PS HIGH-SPEED COMPARATO
- Quantity:
- Payment:

- Shipping:

Inventory:2,929
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
TLV3802DSSR from Texas Instruments is a dual-channel, 225-ps propagation delay, LVDS-output high-speed comparator in a 12-pin WSON package (3.00 mm × 2.00 mm), operating from 2.7 V to 5.25 V single or split supply, with 2 mV internal hysteresis and 240-ps minimum input pulse width detection. It serves as the core timing decision element in LIDAR distance sensing and time-of-flight sensor front-ends.
For engineers reviewing the TLV3802DSSR datasheet, TLV3802DSSR pinout, TLV3802DSSR application, or TLV3802DSSR equivalent, key selection criteria include sub-250-ps propagation delay consistency across temperature, channel-to-channel skew ≤6 ps, LVDS output compatibility with FPGA clock/data capture inputs, and dual-channel integration for differential trigger pair processing in high-speed test equipment.
Technical Context
The TLV3802DSSR implements a fully differential input stage with independent VCC/VEE rails-enabling flexible single-supply (VEE = GND) or split-supply operation-while its LVDS output stage references GND and delivers ±350-mV differential swing at 1.25-V common-mode voltage. Its architecture minimizes overdrive dispersion (5 ps) and common-mode dispersion (2 ps) to preserve timing fidelity under varying signal conditions.
Each channel features matched propagation paths with ≤2.5-ps intra-channel skew and ≤6-ps inter-channel skew, supporting synchronous dual-edge sampling in oscilloscope trigger chains and parallel time-of-flight binning. The device's 3-GHz toggle frequency and 6-Gbps data rate capability are validated under 50-mV input overdrive with 50% output swing.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Propagation delay | 225 ps typical - enables sub-nanosecond timing resolution in LIDAR echo detection |
| Overdrive dispersion | 5 ps - ensures consistent timing across input signal amplitudes from 20 mV to 100 mV |
| Min. input pulse width | 240 ps - supports detection of ultra-short optical return pulses in drone vision systems |
| Toggle frequency | 3 GHz - sustains reliable decision-making at full-rate serial data sampling in logic analyzers |
| Supply range | 2.7 V to 5.25 V (VCC–VEE) - compatible with both 3.3-V and 5-V system rails without level shifting |
| Hysteresis | 2 mV - suppresses noise-induced chatter on slow-rising industrial sensor signals while preserving sensitivity |
| LVDS output swing | ±350 mV differential - meets ANSI/TIA/EIA-644-A LVDS standard for direct interface to FPGA I/O banks |
Pinout & Package
TLV3802DSSR is housed in a thermally enhanced 12-pin WSON package (3.00 mm × 2.00 mm, DSS variant) with exposed thermal pad connected to VEE. The package supports high-density PCB layouts in optical sensor modules and portable test instrumentation.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| GND (Pin 1) | Ground reference | Primary ground return for substrate and ESD protection; must be low-impedance connection to PCB ground plane |
| IN1+ (Pin 2) | Channel 1 non-inverting input | Differential input node for first comparator; accepts common-mode voltage from VEE + 1.5 V to VCC |
| IN1– (Pin 3) | Channel 1 inverting input | Complementary input for Channel 1; forms matched pair with IN1+ for noise rejection |
| VEE (Pin 4) | Negative supply | Input-stage negative rail; connect to GND for single-supply operation or to negative bias for split-supply use |
| IN2+ (Pin 5) | Channel 2 non-inverting input | Second independent comparator input; electrically isolated from Channel 1 for dual-trigger applications |
| IN2– (Pin 6) | Channel 2 inverting input | Matched counterpart to IN2+; enables simultaneous evaluation of two differential signal pairs |
| VCC (Pin 7) | Positive supply | Power for both input and output stages; shared across channels but decoupled per channel in layout |
| OUT2– (Pin 8) | Channel 2 inverting LVDS output | LVDS-compliant complementary output; requires 100-Ω termination to GND at receiver end |
| OUT2+ (Pin 9) | Channel 2 non-inverting LVDS output | LVDS output pair with OUT2–; differential routing mandatory to maintain signal integrity |
| VCC (Pin 10) | Positive supply (redundant) | Second VCC connection to reduce supply impedance; tie directly to same net as Pin 7 |
| OUT1– (Pin 11) | Channel 1 inverting LVDS output | First LVDS output pair; routed separately from Channel 2 to avoid crosstalk in high-density designs |
| OUT1+ (Pin 12) | Channel 1 non-inverting LVDS output | Complementary LVDS output for Channel 1; maintains <100-µm length matching with OUT1– |
Key Features
| Feature | Design Value |
|---|---|
| Dual independent comparators | Enables concurrent evaluation of two time-critical signals-e.g., rising/falling edge detection in LIDAR return processing |
| 225-ps propagation delay with ±2.5-ps skew | Guarantees sub-500-ps total timing uncertainty between input transition and LVDS output assertion |
| LVDS output with 1.25-V common-mode | Directly interfaces to Xilinx Kintex/Virtex or Intel Stratix FPGA LVDS I/O banks without external level shifters |
| Split input/output ground reference | Allows input stage to operate from VEE-referenced sensors while output drives GND-referenced digital logic |
| 240-ps minimum detectable pulse width | Supports high-resolution time-of-flight binning down to 7.2 cm spatial resolution (at c/2) |
| 125°C maximum junction temperature rating | Validates continuous operation in enclosed industrial enclosures and automotive cabin-mounted LIDAR housings |
Applications
| Distance Sensing in LIDAR | Time-of-Flight Sensors |
|---|---|
|
Use Scenario: Detecting nanosecond-scale time difference between emitted laser pulse and reflected echo in automotive or robotics LIDAR. IC Role / Device Role / Timing Role: Dual-channel comparator converts analog photodiode amplifier outputs into precise LVDS timing edges for FPGA-based time-stamping. Use Value: 225-ps propagation delay and 6-ps channel skew enable ≤7.2 cm spatial resolution; LVDS outputs drive FPGA inputs directly at 3 GHz toggle rate. |
Use Scenario: Measuring phase shift or time delay of modulated IR light in factory automation proximity sensors. IC Role / Device Role / Timing Role: High-speed decision element converting demodulated signal envelopes into clean digital triggers for microcontroller timestamp capture. Use Value: 240-ps minimum pulse width detection resolves sub-millimeter object displacement; 2 mV hysteresis rejects ambient light noise without sacrificing response speed. |
| High-Speed Oscilloscope Trigger | Drone Vision System Front-End |
|
Use Scenario: Generating sub-nanosecond-accurate trigger events from fast transient signals in 10+ GHz bandwidth oscilloscopes. IC Role / Device Role / Timing Role: Dual comparator provides independent rising/falling edge trigger paths with matched delay for jitter-free acquisition control. Use Value: ≤6-ps inter-channel skew eliminates trigger ambiguity; LVDS outputs feed FPGA logic analyzers with deterministic setup/hold timing. |
Use Scenario: Converting short-duration optical return pulses from miniaturized ToF modules in UAV obstacle avoidance systems. IC Role / Device Role / Timing Role: Compact dual comparator performs real-time threshold comparison on two synchronized photodiode channels. Use Value: 12-pin WSON (3.00 mm × 2.00 mm) fits within 8-mm² optical module footprints; 17 mA/channel quiescent current enables battery-operated operation. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar high-speed comparator applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| TLV3801DCKR | Single-channel, 8-pin WSON, identical 225-ps delay and 2-mV hysteresis, same LVDS output spec | Suitable where only one comparator channel is needed; smaller footprint (2.00 mm × 2.00 mm) but no dual-channel correlation | Select TLV3801DCKR when space-constrained single-trigger applications eliminate need for channel pairing or skew matching |
| LMH7322MA/NOPB | Dual-channel, 2.3-GHz toggle rate, 350-ps delay, CMOS output (not LVDS), 2.7–12.6-V supply | Higher supply flexibility and wider input range, but lacks LVDS compatibility and has 125-ps slower propagation | Choose LMH7322MA/NOPB only if interfacing to non-LVDS receivers and >350-ps delay is acceptable in the system timing budget |
Compared with TLV3802DSSR, TLV3801DCKR offers half the channel count in 30% less area but cannot support correlated dual-edge timing; LMH7322MA/NOPB provides broader supply range and higher voltage tolerance but sacrifices 125 ps of speed and requires external LVDS translation circuitry.
Availability
TLV3802DSSR is available at Aetrix Electronics and suitable for LIDAR subsystems, time-of-flight sensor modules, and high-speed oscilloscope trigger circuits requiring stable component supply, long-term production continuity, and guaranteed TI original packaging.
Supply support for TLV3802DSSR includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Texas Instruments is a global semiconductor leader specializing in analog and embedded processing technologies, with decades of expertise in high-speed signal conditioning and precision timing solutions.
The TLV3802DSSR belongs to TI's high-speed comparator product line, engineered specifically for sub-nanosecond timing-critical applications including optical sensing, test equipment, and real-time industrial feedback loops.
FAQ
What is the maximum operating temperature for TLV3802DSSR?
The TLV3802DSSR is rated for operation from –40°C to +125°C ambient temperature. Its junction temperature can reach up to 150°C under recommended operating conditions, making it suitable for under-hood automotive LIDAR modules and industrial enclosures without active cooling. Thermal resistance RθJA is 63.2°C/W in the 12-pin WSON package.
Does TLV3802DSSR require external hysteresis for noise immunity?
The TLV3802DSSR includes 2 mV of internal hysteresis, sufficient for most industrial and optical sensing applications with moderate noise. External hysteresis is optional and only recommended when input signals exhibit significant low-frequency noise or very slow slew rates-design guidance is provided in Section 8.2.2 of the TLV3802DSSR datasheet.
Can TLV3802DSSR operate from a single 3.3-V supply?
Yes. TLV3802DSSR supports single-supply operation: connect VEE to GND and apply 3.3 V to VCC pins (7 and 10). Input common-mode range becomes GND + 1.5 V to 3.3 V, and LVDS outputs deliver ±350 mV swing referenced to 1.25 V, fully compliant with 3.3-V FPGA I/O standards.
How is channel-to-channel skew specified for TLV3802DSSR?
TLV3802DSSR specifies ΔtPD (channel-to-channel propagation delay skew) as 6 ps maximum under VOVERDRIVE = VUNDERDRIVE = 50 mV and 50-MHz square wave conditions. This value is measured across temperature and supply variations and guarantees deterministic timing alignment between Channel 1 and Channel 2 outputs.
Is the thermal pad on TLV3802DSSR required to be connected?
Yes. The exposed thermal pad on the TLV3802DSSR WSON package must be soldered to a PCB copper pour tied to the VEE net. Per datasheet Table 5-2, the thermal pad connects directly to VEE internally; omitting this connection degrades thermal performance and risks exceeding junction temperature limits during sustained 3-GHz toggling.
TLV3802DSSR Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Texas Instruments
- Package/Case:
- 12-WFDFN Exposed Pad
- Series:
- -
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Type:
- General Purpose
- Number of Elements:
- 2
- Output Type:
- Complementary, LVDS
- Voltage - Supply, Single/Dual (±):
- 2.7V ~ 5.25V
- :
- 5mV @ 3.3V
- Voltage - Input Offset (Max):
- 10µA @ 3.3V
- Current - Input Bias (Max):
- -
- Current - Output (Typ):
- 23.5mA
- Current - Quiescent (Max):
- 80dB CMRR, 80dB PSRR
- CMRR, PSRR (Typ):
- 225ps (Typ)
- Propagation Delay (Max):
- 2mV
- Hysteresis:
- -40°C ~ 125°C
- Operating Temperature:
- -
- Grade:
- -
- Qualification:
- Surface Mount, Wettable Flank
- :
- 12-WSON (3x2)
TLV3802DSSR FAQ
1.How can I place an order for TLV3802DSSR through Aetrix?
Please submit a Request for Quotation (RFQ) for TLV3802DSSR on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for TLV3802DSSR reliable?
The price and inventory of TLV3802DSSR are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for TLV3802DSSR is usually 5 days.
3.What payment methods are accepted for TLV3802DSSR?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for TLV3802DSSR transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for TLV3802DSSR?
TLV3802DSSR orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your TLV3802DSSR order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for TLV3802DSSR?
For technical support, including TLV3802DSSR datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your TLV3802DSSR requirements.
6.How does Aetrix verify that TLV3802DSSR is sourced from the original manufacturer or authorized distributors?
All TLV3802DSSR products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that TLV3802DSSR meets industry standards.
7.What is the process for return or replacement of TLV3802DSSR?
All TLV3802DSSR units undergo pre-shipment inspection (PSI). If there is an issue with TLV3802DSSR, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The TLV3802DSSR part is unused and in its original packaging.
Return procedure for TLV3802DSSR:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
TLV3802DSSR Tags

-
LM2903DR
Texas Instruments
-
LM339DR
Texas Instruments

-
LM339PWR
Texas Instruments

-
LM393DT
STMicroelectronics

-
LM2901PWR
Texas Instruments

-
LM2903DT
STMicroelectronics

-
LM393DR
Texas Instruments
-
LM239DR
Texas Instruments

-
LM339APWR
Texas Instruments

-
LM2903P
Texas Instruments

-
LM393ADR
Texas Instruments

-
NCX2200GMAZ
NXP Semiconductors
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

