Texas Instruments TLV62084DSGT
- Part No.:
- TLV62084DSGT
- Manufacturer:
- Texas Instruments
- Package:
- 8-WFDFN Exposed Pad
- Datasheet:
-
TLV62084DSGT.pdf
- Description:
- IC REG BUCK ADJ 2A 8WSON
- Quantity:
- Payment:

- Shipping:

Inventory:6,251
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
TLV62084DSGT from Texas Instruments is a 2-A synchronous step-down DC/DC converter in a 2-mm × 2-mm WSON-8 package with thermal pad, supporting 2.7 V to 6 V input and delivering regulated output from 0.5 V to 4 V. It employs DCS-Control™ architecture for fast transient response, features power good (PG) output, 100% duty-cycle operation for low dropout, and integrated high- and low-side MOSFETs with 120 mΩ/90 mΩ RDS(on). It is used in battery-powered portable devices and point-of-load regulation where compact size and light-load efficiency are critical.
For engineers reviewing the TLV62084DSGT datasheet, TLV62084DSGT pinout, TLV62084DSGT application, or TLV62084DSGT equivalent, key selection considerations include its 2-A continuous output current capability, 2-MHz nominal switching frequency, power save mode for sub-100 µA quiescent current at light loads, PG open-drain logic behavior (high-impedance when enabled and in regulation), and thermal shutdown at 150°C with 20°C hysteresis.
Technical Context
The TLV62084DSGT operates in PWM mode at medium-to-heavy loads (≥100 mA) with fixed 2-MHz switching frequency and transitions seamlessly into power save mode (PFM) at light loads using DCS-Control™'s single-loop architecture-eliminating output voltage disturbance during mode transition. Its internal compensation supports wide output capacitor ranges (e.g., 10–22 µF ceramic), and the 100% duty-cycle feature enables ultra-low dropout operation down to VOUT + IOUT×(RDS(on) + RL).
It integrates active output discharge (RDIS ≈ 1 kΩ), soft-start (~40 µs delay, ~10 mV/µs ramp), undervoltage lockout (VUVLO = 2 V, 120 mV hysteresis), and thermal shutdown (TJSD = 150°C). The PG pin asserts low when VFB falls below 90% of nominal (–10% threshold) and remains high-impedance above 95%, enabling rail sequencing without external logic.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Output Current | 2 A continuous - supports high-current SoC core rails and SSD power stages without external current boosting. |
| Input Voltage Range | 2.7 V to 6 V - compatible with single-cell Li-ion (2.7–4.2 V), USB PD (5 V), and dual-cell alkaline inputs. |
| Switching Frequency | 2 MHz nominal - enables use of small 1-µH inductors and reduces EMI filtering burden in space-constrained layouts. |
| Feedback Voltage | 0.45 V ±1.2% - sets precise output via resistor divider; allows 0.5 V to 4 V programmable range with <±1% load/line regulation. |
| Quiescent Current | 30 µA - maintains high light-load efficiency (e.g., >85% at 100 µA out) for always-on system functions. |
| Thermal Shutdown | 150°C with 20°C hysteresis - protects against sustained overload or poor PCB thermal design while enabling automatic recovery. |
| Power Good Threshold | –10% VOUT (90% nominal) - provides reliable power-rail monitoring for processor reset or sequencer enable signals. |
| RDS(on) (HS/LG) | 120 mΩ / 90 mΩ - minimizes conduction loss at full load; contributes to >92% peak efficiency at 1.2 V/2 A, VIN = 3.6 V. |
Pinout & Package
TLV62084DSGT is housed in an 8-terminal WSON package (DSG) measuring 2.00 mm × 2.00 mm with exposed thermal pad soldered to GND for optimal thermal performance (θJA = 59.7°C/W).
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1 - EN | Enable input | Active-high logic control; must be pulled to VIN or GND-floating causes undefined operation. |
| 2,3 - GND | Power/signal ground | Dual ground pins reduce ground loop impedance and improve noise immunity in high-frequency switching. |
| 4 - FB | Feedback input | Senses divided output voltage; connects to resistor divider to set VOUT = 0.45 V × (1 + R1/R2). |
| 5 - VOS | Output voltage sense | Direct connection to output node for accurate remote sensing; required for stable regulation under layout parasitics. |
| 6 - PG | Power good output | Open-drain signal; sinks ≤0.5 mA when VOUT < 90% nominal; requires external pull-up to VOUT or system rail. |
| 7 - SW | Switch node | Connects to inductor and internal HS/LG FETs; carries high di/dt; requires tight layout and Kelvin connection to minimize ringing. |
| 8 - VIN | Input supply | Accepts 2.7–6 V; requires local 10-µF ceramic bypass close to pin to suppress high-frequency ripple. |
| Exposed Pad | Thermal pad | Must be soldered to solid GND plane; primary path for heat dissipation and mechanical reliability. |
Key Features
| Feature | Design Value |
|---|---|
| DCS-Control™ Architecture | Enables seamless PWM-to-PFM transition with no output voltage glitch-critical for noise-sensitive RF and audio subsystems. |
| 100% Duty-Cycle Operation | Extends usable battery life by maintaining regulation down to VIN = VOUT + IOUT×(120+90)mΩ + IOUT×RL, e.g., ~0.95 V dropout at 2 A with 10-mΩ inductor. |
| Integrated Output Discharge | 1-kΩ internal discharge path activates on shutdown (EN low/UVLO/thermal fault), preventing residual voltage holdup on VOUT. |
| Soft-Start Ramp | ~10 mV/µs controlled rise time prevents inrush current spikes and avoids brownout in weak input sources like coin cells. |
| Power Good Logic | High-impedance PG during normal operation and fault conditions (except TLV62084A)-enables flexible sequencing without external level shifters. |
| Thermal Protection | Auto-recovery shutdown at 150°C with 20°C hysteresis ensures safe operation under sustained overload or poor heatsinking. |
Applications
| Battery-Powered Portable Devices | Point-of-Load Regulators |
|---|---|
Use Scenario: Powering application processors and memory in handheld medical monitors, wearables, and IoT sensors with single-cell Li-ion batteries. IC Role / Device Role / Timing Role: Primary buck regulator delivering 1.2 V @ 2 A to SoC cores and 3.3 V @ 1 A to peripherals via resistor-divider configuration. Use Value: 100% duty-cycle operation extends runtime by utilizing full battery voltage range (down to 2.7 V), while DCS-Control™ ensures stable output during sudden CPU load bursts. | Use Scenario: Local voltage regulation for FPGA I/O banks, DDR memory termination, or ASIC auxiliary rails on industrial control boards. IC Role / Device Role / Timing Role: Compact, high-efficiency secondary regulator placed adjacent to load to minimize IR drop and noise coupling. Use Value: 2-MHz switching and small 2-mm × 2-mm footprint allow placement directly beside BGA packages; PG output synchronizes with system power-up sequence. |
| SSD and Memory Supply | PC/Notebook Core Rails |
Use Scenario: Providing 1.2 V or 1.8 V to NAND flash controllers and DRAM in embedded solid-state drives. IC Role / Device Role / Timing Role: High-current, low-noise buck converter with fast transient response to handle bursty NAND read/write cycles. Use Value: <10 µs load transient recovery (per TI test data) prevents memory access errors; output discharge clears residual charge before hot-swap events. | Use Scenario: Supplying core voltage to low-power microcontrollers or PMIC companion rails in thin-client laptops and docking stations. IC Role / Device Role / Timing Role: Secondary regulator deriving 0.8–1.35 V from main 5-V or 3.3-V bus, supporting dynamic voltage scaling. Use Value: Power save mode achieves >88% efficiency at 100 µA load-reducing standby power in always-connected devices without sacrificing wake-up speed. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar step-down converter applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| TLV62084ADSGT | Identical specs except PG pin asserts LOW (not high-Z) during shutdown, UVLO, or thermal fault. | Required where downstream logic needs active-low fault signaling or simplified sequencing without pull-up resistors. | Select TLV62084ADSGT only if PG=LOW behavior in fault states is explicitly needed; otherwise TLV62084DSGT offers broader compatibility with legacy designs. |
| TPS62084DSGR | Same pinout and package; higher 2.5-A current limit, lower 25-µA IQ, and improved light-load efficiency due to enhanced DCS-Control™ implementation. | Preferred for next-gen designs requiring margin headroom or longer battery life in ultra-low-power modes. | TPS62084DSGR is a functional upgrade-not drop-in-due to different EN threshold (0.9 V vs 1 V) and slightly altered soft-start timing; validation recommended. |
Compared with TLV62084ADSGT, the TLV62084DSGT provides standard high-impedance PG during faults-simplifying interface with existing sequencers-while TPS62084DSGR delivers higher current and lower quiescent current but requires revalidation of enable timing and feedback stability margins.
Availability
TLV62084DSGT is available at Aetrix Electronics and suitable for battery-powered portable devices, point-of-load regulators, and SSD/memory supply applications requiring stable component supply, long-term manufacturability, and consistent electrical performance across production lots.
Supply support for TLV62084DSGT includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Texas Instruments is a global semiconductor leader specializing in analog, embedded processing, and power management ICs, with decades of expertise in high-efficiency DC/DC conversion and automotive-grade reliability.
The TLV6208x product line was designed specifically for space-constrained, battery-operated systems demanding high efficiency across wide load ranges-from nanoamp sleep currents to multi-amp active operation-without sacrificing transient performance or thermal robustness.
FAQ
What is the maximum continuous output current of the TLV62084DSGT?
The TLV62084DSGT delivers up to 2 A continuous output current under recommended operating conditions (TJ ≤ 125°C, proper PCB thermal design). This rating assumes adequate copper area for the thermal pad and ambient temperature ≤ 85°C. Peak current capability exceeds 2.3 A per the ILIM specification, but sustained operation above 2 A requires derating based on thermal performance and layout.
Does the TLV62084DSGT support output voltages below 1 V?
Yes, the TLV62084DSGT supports output voltages from 0.5 V to 4 V, set via an external resistor divider on the FB pin. With a fixed 0.45 V feedback reference, a 0.5 V output requires R1/R2 ≈ 0.11, and lower outputs (e.g., 0.6 V) are achievable with appropriate resistor tolerance and layout-TI's WEBENCH® design tool validates stability down to 0.5 V.
How does the power good (PG) pin behave on the TLV62084DSGT during startup and fault conditions?
On the TLV62084DSGT, the PG pin remains high-impedance until VFB reaches ≥95% of the target output; it then stays high-Z as long as VFB ≥90%. If VFB drops below 90%, PG pulls low. During shutdown (EN=LOW), UVLO, or thermal shutdown, PG returns to high-impedance-unlike the TLV62084A variant, which drives PG low in those states.
Can the TLV62084DSGT start up into a pre-biased output capacitor?
Yes, the TLV62084DSGT supports pre-biased start-up: when enabled, it detects the existing VOUT voltage and ramps toward the programmed value without forcing reverse current into the output capacitor. This prevents damage to downstream components and avoids voltage overshoot, making it suitable for hot-swap and multi-rail sequencing applications.
What is the purpose of the VOS pin on the TLV62084DSGT, and how should it be connected?
The VOS (voltage output sense) pin on the TLV62084DSGT provides direct feedback from the output node to improve regulation accuracy under high-current or high-ESR conditions. It must be connected directly to the output capacitor's positive terminal-never to the FB divider-to enable remote sensing and compensate for PCB trace resistance between the IC and load.
TLV62084DSGT Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Texas Instruments
- Series:
- DCS-Control™
- Package/Case:
- 8-WFDFN Exposed Pad
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Function:
- Step-Down
- Output Configuration:
- Positive
- Topology:
- Buck
- Output Type:
- Adjustable
- Number of Outputs:
- 1
- Voltage - Input (Min):
- 2.7V
- Voltage - Input (Max):
- 6V
- Voltage - Output (Min/Fixed):
- 0.5V
- Voltage - Output (Max):
- 4V
- Current - Output:
- 2A
- Frequency - Switching:
- 2MHz
- Synchronous Rectifier:
- Yes
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 8-WSON (2x2)
TLV62084DSGT FAQ
1.How can I place an order for TLV62084DSGT through Aetrix?
Please submit a Request for Quotation (RFQ) for TLV62084DSGT on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for TLV62084DSGT reliable?
The price and inventory of TLV62084DSGT are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for TLV62084DSGT is usually 5 days.
3.What payment methods are accepted for TLV62084DSGT?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for TLV62084DSGT transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for TLV62084DSGT?
TLV62084DSGT orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your TLV62084DSGT order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for TLV62084DSGT?
For technical support, including TLV62084DSGT datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your TLV62084DSGT requirements.
6.How does Aetrix verify that TLV62084DSGT is sourced from the original manufacturer or authorized distributors?
All TLV62084DSGT products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that TLV62084DSGT meets industry standards.
7.What is the process for return or replacement of TLV62084DSGT?
All TLV62084DSGT units undergo pre-shipment inspection (PSI). If there is an issue with TLV62084DSGT, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The TLV62084DSGT part is unused and in its original packaging.
Return procedure for TLV62084DSGT:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
TLV62084DSGT Tags

-
TPS562201DDCR
Texas Instruments

-
MC34063ABD-TR
STMicroelectronics

-
TPS561201DDCR
Texas Instruments

-
MC33063ADR
Texas Instruments

-
MC34063ADR
Texas Instruments
-
TPS560200DBVR
Texas Instruments

-
AP3012KTR-G1
Diodes Incorporated

-
TLV61048DBVR
Texas Instruments

-
AZ34063UMTR-G1
Diodes Incorporated

-
TPS562200DDCR
Texas Instruments

-
AP62300TWU-7
Diodes Incorporated

-
MC34063EBD-TR
STMicroelectronics
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

