Texas Instruments TLV62569ADRLT
- Part No.:
- TLV62569ADRLT
- Manufacturer:
- Texas Instruments
- Package:
- SOT-563, SOT-666
- Datasheet:
-
TLV62569ADRLT.pdf
- Description:
- IC REG BUCK ADJ 2A SOT5X3
- Quantity:
- Payment:

- Shipping:

Inventory:1,953
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
TLV62569ADRLT from Texas Instruments is a synchronous step-down DC-DC converter delivering up to 2 A output current at 1.8 V, operating from 2.5 V to 5.5 V input, with 1.5-MHz fixed-frequency PWM control and forced-PWM mode for low output ripple. It integrates 100 mΩ high-side and 60 mΩ low-side MOSFETs and supports 100% duty cycle for ultra-low dropout in portable power rails.
For engineers reviewing the TLV62569ADRLT datasheet, TLV62569ADRLT pinout, TLV62569ADRLT application, or TLV62569ADRLT equivalent, key selection considerations include its SOT563 package footprint, 0.6 V feedback reference, thermal shutdown (150 °C), soft-start time (0.9 ms), and absence of power-good output - distinguishing it from the TLV62569APDRL variant.
Technical Context
The TLV62569ADRLT uses peak-current-mode control with adaptive off-time to maintain stable 1.5-MHz switching across input (2.5–5.5 V), output (0.6–VIN), and load (0–2 A) variations. Its internal 0.6 V reference enables precise output regulation via external resistor divider, and 100% duty-cycle operation minimizes dropout under high-load/low-VIN conditions.
It features integrated overcurrent protection (3 A switch current limit), UVLO (2.45 V nominal with 100 mV hysteresis), and thermal shutdown (150 °C rising / 130 °C falling). Shutdown current is <2 µA, and EN logic interface accepts 1.2 V VIH and 0.4 V VIL thresholds - compatible with standard CMOS I/O.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Output Current | 2 A continuous - supports high-density POL supplies for SoCs and FPGAs without external current sensing. |
| Input Voltage Range | 2.5 V to 5.5 V - compatible with single-cell Li-ion, USB, and 3.3 V/5 V system rails. |
| Switching Frequency | 1.5 MHz typical - enables compact 1.0 µH inductor and small ceramic capacitors (e.g., 4.7 µF input / 22 µF output). |
| Feedback Reference | 0.6 V ±2% - allows adjustable output from 0.6 V to VIN using two external resistors; R2 ≤200 kΩ recommended for noise/accuracy trade-off. |
| Efficiency | Up to 95% at 1.8 V/2 A with 5 V input - achieved via low RDS(on) switches (100 mΩ HS / 60 mΩ LS) and forced-PWM operation. |
| Thermal Protection | Junction shutdown at 150 °C with 20 °C hysteresis - prevents damage during sustained overload or poor PCB thermal design. |
| Soft-Start Time | 0.9 ms - limits inrush current into output capacitors and avoids brownout on weak input sources like batteries. |
Pinout & Package
SOT563-6 package (1.60 mm × 1.60 mm, 0.55 mm height), thermally enhanced with exposed pad (DRL suffix). Pin 6 is NC (no connection) - may be floated, grounded, or connected to VOUT for improved thermal performance per TI datasheet guidance.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| FB (Pin 1) | Feedback input | Connects to voltage divider midpoint; regulates output by comparing against 0.6 V internal reference - determines output accuracy and loop stability. |
| GND (Pin 2) | Power ground | Main return path for high-current SW node and IC bias; must be low-impedance and tied directly to power plane under IC. |
| VIN (Pin 3) | Input supply | Accepts 2.5–5.5 V; requires local 4.7 µF ceramic capacitor placed adjacent to minimize input ripple and EMI. |
| SW (Pin 4) | Switch node | Drives external 1.0 µH inductor; carries high di/dt current - must be routed short and wide to reduce parasitic inductance and ringing. |
| EN (Pin 5) | Enable input | Active-high logic control (VIH ≥1.2 V); must be terminated - floating EN causes undefined startup behavior and potential shoot-through. |
| NC (Pin 6) | No connection | Not internally bonded; TI recommends floating, grounding, or connecting to VOUT to enhance thermal dissipation in high-power applications. |
Key Features
| Feature | Design Value |
|---|---|
| Forced PWM operation | Eliminates frequency modulation at light load - ensures consistent EMI profile and low output voltage ripple (<10 mVpp typical) across full load range. |
| 100% duty-cycle mode | Enables dropout as low as IOUT × (RDS(on)_HS + DCR_L) - critical for battery-powered systems where VIN approaches VOUT (e.g., 3.3 V → 3.0 V rail). |
| Integrated soft-start | 0.9 ms controlled ramp prevents inrush into large output caps - avoids tripping upstream current limits and stabilizes multi-rail sequencing. |
| Low quiescent current | <2 µA in shutdown - extends battery life in always-on IoT sensors and standby subsystems without requiring external load switches. |
| Robust protection suite | Includes overcurrent (3 A peak), thermal shutdown (150 °C), and UVLO (2.45 V) - eliminates need for discrete fault management circuitry in space-constrained designs. |
Applications
| IP Network Camera Power Rail | Wireless Router Baseband Core Supply |
|---|---|
|
Use Scenario: Powers image sensor and ISP core at 1.8 V from 3.3 V or 5 V system bus in compact outdoor camera housing with limited airflow. IC Role / Device Role / Timing Role: Primary point-of-load regulator delivering clean, ripple-free 2 A supply with fast transient response to burst-mode video processing loads. Use Value: Forced PWM ensures stable EMI signature during motion-triggered recording; 1.5-MHz switching enables use of tiny 1.0 µH inductor and 0805-size 22 µF output cap - saving >30% board area vs. lower-frequency alternatives. |
Use Scenario: Supplies 1.8 V to Wi-Fi 6 baseband processor in dual-band wireless router with tight thermal constraints and shared 5 V input rail. IC Role / Device Role / Timing Role: High-efficiency buck converter operating in forced-PWM mode to avoid audible noise and ensure deterministic timing margins during RF transmission bursts. Use Value: 95% peak efficiency reduces thermal load on densely packed PCB; SOT563 footprint allows placement directly under processor BGA - minimizing trace inductance and improving PSRR. |
| Solid-State Drive (SSD) Controller Rail | STB/DVR FPGA I/O Bank Supply |
|
Use Scenario: Generates 1.8 V for NAND flash controller in enterprise SSD with strict power-up sequencing and <100 µs transient recovery requirement. IC Role / Device Role / Timing Role: Fast-response POL regulator supporting dynamic voltage scaling during read/write command bursts and garbage collection cycles. Use Value: 0.9 ms soft-start aligns with SSD power-on reset timing; 3 A current limit handles momentary surge during page programming without latch-off - improving reliability vs. unclamped converters. |
Use Scenario: Supplies configurable 1.8 V I/O bank for FPGA in set-top box with variable peripheral loading (HDMI, USB, tuner interfaces). IC Role / Device Role / Timing Role: Compact, high-current buck regulator enabling flexible I/O voltage assignment while maintaining low thermal footprint near heat-sensitive video DACs. Use Value: SOT563 package allows routing under FPGA edge; 100% duty-cycle capability maintains regulation even when 5 V input sags to 3.6 V during AC line dips - preventing I/O corruption. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar synchronous buck converter applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| TLV62569APDRL | Identical specs except adds open-drain PG (power good) output; same SOT563 package and pinout. | Required where system-level power sequencing or fault monitoring is needed (e.g., multi-rail processors). | Select TLV62569APDRL only if PG signal is used; TLV62569ADRLT saves cost and layout complexity when sequencing is handled externally. |
| TPS6286901RQYR | 2 A, 2.5–5.5 V input, 1.8 V fixed output; 2.25-MHz switching; includes PG and enable; 1.2 mm × 0.8 mm DSBGA package. | Fixed-output variant with smaller footprint but no adjustable feedback - unsuitable for designs requiring multiple VOUT configurations. | Choose TPS6286901RQYR for space-critical, fixed-voltage applications where PG is required and board area is premium; TLV62569ADRLT offers flexibility and thermal advantage via SOT563 exposed pad. |
Compared with TLV62569APDRL, TLV62569ADRLT removes PG functionality to reduce cost and simplify layout, while retaining identical regulation, efficiency, and thermal performance. Against TPS6286901RQYR, TLV62569ADRLT provides adjustable output and superior thermal dissipation - critical for sustained 2 A loads in industrial ambient temperatures.
Availability
TLV62569ADRLT is available at Aetrix Electronics and suitable for IP network cameras, wireless routers, SSD controllers, and STB/DVR FPGA power rails requiring stable component supply, long-term manufacturability, and automotive-grade reliability screening.
Supply support for TLV62569ADRLT includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Texas Instruments is a global semiconductor leader specializing in analog, embedded processing, and power management technologies, with over 90 years of innovation in high-reliability power conversion ICs.
The TLV62569ADRLT belongs to TI's TLV6256x family of high-efficiency, small-footprint synchronous buck converters designed for portable, space-constrained, and thermally sensitive applications including consumer, industrial, and networking equipment.
FAQ
What is the maximum output current capability of the TLV62569ADRLT?
The TLV62569ADRLT delivers up to 2 A continuous output current at 1.8 V with 5 V input and proper thermal design. Its internal switch current limit is 3 A, providing headroom for transient surges. Derating applies above 85 °C ambient; consult TI's thermal metrics (RθJA = 142.8 °C/W) to validate performance in your PCB layout.
Does the TLV62569ADRLT include a power-good (PG) output?
No, the TLV62569ADRLT does not include a power-good output. Pin 6 is designated NC (no connection). The PG function is only available on the TLV62569APDRL variant. If system-level rail monitoring is required, an external supervisor IC or the TLV62569APDRL should be selected instead of the TLV62569ADRLT.
What is the feedback reference voltage of the TLV62569ADRLT and how is output voltage set?
The TLV62569ADRLT has a precise 0.6 V internal feedback reference (±2%). Output voltage is set using an external resistor divider between VOUT, FB, and GND: VOUT = 0.6 V × (1 + R1/R2). TI recommends R2 ≤200 kΩ to balance noise immunity and quiescent current - e.g., R1 = 200 kΩ and R2 = 100 kΩ yields 1.8 V.
Can the TLV62569ADRLT operate with 100% duty cycle, and what is its minimum input voltage?
Yes, the TLV62569ADRLT supports 100% duty cycle to minimize dropout. Minimum input voltage is calculated as VIN(MIN) = VOUT + IOUT × (RDS(on)_HS + DCR_L). With 2 A load, 100 mΩ HS FET, and 20 mΩ inductor DCR, VIN(MIN) ≈ 1.8 V + 0.24 V = 2.04 V - well within its 2.5 V minimum rated input, enabling robust operation near battery depletion.
What package type and thermal characteristics does the TLV62569ADRLT use?
The TLV62569ADRLT is housed in a SOT563-6 package (1.60 mm × 1.60 mm) with exposed thermal pad. Its junction-to-ambient thermal resistance is 142.8 °C/W (JEDEC standard board). For sustained 2 A operation, TI recommends soldering the exposed pad to a thermal copper plane and limiting ambient temperature to ≤85 °C to stay below 125 °C max junction rating.
TLV62569ADRLT Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Texas Instruments
- Series:
- -
- Package/Case:
- SOT-563, SOT-666
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Function:
- Step-Down
- Output Configuration:
- Positive
- Topology:
- Buck
- Output Type:
- Adjustable
- Number of Outputs:
- -
- Voltage - Input (Min):
- 2.5V
- Voltage - Input (Max):
- 5.5V
- Voltage - Output (Min/Fixed):
- 0.6V
- Voltage - Output (Max):
- 5.5V
- Current - Output:
- 2A
- Frequency - Switching:
- 1.5MHz
- Synchronous Rectifier:
- Yes
- Operating Temperature:
- -40°C ~ 125°C (TJ)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- SOT-5X3
TLV62569ADRLT FAQ
1.How can I place an order for TLV62569ADRLT through Aetrix?
Please submit a Request for Quotation (RFQ) for TLV62569ADRLT on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for TLV62569ADRLT reliable?
The price and inventory of TLV62569ADRLT are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for TLV62569ADRLT is usually 5 days.
3.What payment methods are accepted for TLV62569ADRLT?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for TLV62569ADRLT transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for TLV62569ADRLT?
TLV62569ADRLT orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your TLV62569ADRLT order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for TLV62569ADRLT?
For technical support, including TLV62569ADRLT datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your TLV62569ADRLT requirements.
6.How does Aetrix verify that TLV62569ADRLT is sourced from the original manufacturer or authorized distributors?
All TLV62569ADRLT products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that TLV62569ADRLT meets industry standards.
7.What is the process for return or replacement of TLV62569ADRLT?
All TLV62569ADRLT units undergo pre-shipment inspection (PSI). If there is an issue with TLV62569ADRLT, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The TLV62569ADRLT part is unused and in its original packaging.
Return procedure for TLV62569ADRLT:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
TLV62569ADRLT Tags

-
TPS562201DDCR
Texas Instruments

-
MC34063ABD-TR
STMicroelectronics

-
TPS561201DDCR
Texas Instruments

-
MC33063ADR
Texas Instruments

-
MC34063ADR
Texas Instruments
-
TPS560200DBVR
Texas Instruments

-
AP3012KTR-G1
Diodes Incorporated

-
TLV61048DBVR
Texas Instruments

-
AZ34063UMTR-G1
Diodes Incorporated

-
TPS562200DDCR
Texas Instruments

-
AP62300TWU-7
Diodes Incorporated

-
MC34063EBD-TR
STMicroelectronics
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

