Texas Instruments TLV62569DRLR
- Part No.:
- TLV62569DRLR
- Manufacturer:
- Texas Instruments
- Package:
- SOT-563, SOT-666
- Datasheet:
-
TLV62569DRLR.pdf
- Description:
- IC REG BUCK ADJ 2A SOT5X3
- Quantity:
- Payment:

- Shipping:

Inventory:7,456
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
TLV62569DRLR from Texas Instruments is a synchronous step-down buck DC-DC converter delivering up to 2 A output current, operating from 2.5 V to 5.5 V input, with adjustable output voltage (0.6 V to VIN), 1.5-MHz switching frequency, and 95% peak efficiency at 1.8 V/2 A. It serves as a compact, high-efficiency point-of-load regulator in space-constrained embedded power rails.
For engineers reviewing the TLV62569DRLR datasheet, TLV62569DRLR pinout, TLV62569DRLR application, or TLV62569DRLR equivalent, key selection criteria include its SOT563-6 package footprint, integrated 100 mΩ/60 mΩ MOSFETs, Power Save Mode for light-load efficiency, 35 µA quiescent current, and absence of Power Good (PG) functionality - distinguishing it from TLV62569PDRL.
Technical Context
The TLV62569DRLR employs adaptive off-time peak-current control to maintain stable ~1.5-MHz switching across input (2.5–5.5 V), output (0.6–VIN), and load (0–2 A) variations. Its internal architecture integrates high-side (100 mΩ) and low-side (60 mΩ) MOSFETs, enabling 100% duty-cycle operation for ultra-low dropout under heavy load.
It operates in PWM mode at medium-to-heavy loads and automatically transitions to Power Save Mode (PSM) at light loads to sustain >85% efficiency down to 10 mA. Startup includes internal soft-start (900 µs), while protection features include overcurrent limiting (2.5 A typical), thermal shutdown (150°C), and UVLO (2.45 V threshold with 100 mV hysteresis).
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Input Voltage Range | 2.5 V to 5.5 V - supports single-cell Li-ion, USB, and 3.3 V/5 V rails without external LDO pre-regulation. |
| Output Current | Up to 2 A continuous - sufficient for powering ARM Cortex-M cores, FPGAs I/O banks, or sensor signal chains. |
| Switching Frequency | 1.5 MHz typical - enables use of small 2.2 µH inductors and ceramic capacitors, reducing solution size. |
| Peak Efficiency | 95% at 1.8 V/2 A, 5 V input - minimizes thermal stress and extends battery runtime in portable designs. |
| Quiescent Current | 35 µA - ensures minimal standby power loss in always-on IoT nodes or wake-on-event systems. |
| FET RDS(on) | 100 mΩ (HS) / 60 mΩ (LS) - lowers conduction losses and improves full-load efficiency vs. discrete solutions. |
| Feedback Reference | 0.6 V ±2% - allows precise output setting via external resistor divider; supports 1.2 V, 1.8 V, 2.5 V, 3.3 V rails. |
Pinout & Package
SOT563-6 package (1.60 mm × 1.60 mm, 0.6 mm height) - ultra-compact footprint ideal for wearables, camera modules, and dense PCB layouts.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| EN (Pin 5) | Enable logic input | Active-high digital control; must be pulled high (>0.95 V) to activate regulator; floating prohibited. |
| GND (Pin 2) | Power ground | Main return path for input/output currents; requires low-impedance connection to PCB ground plane. |
| SW (Pin 4) | Switch node | Connects to inductor and internal FETs; high dv/dt node requiring tight layout and minimal trace length. |
| VIN (Pin 3) | Input supply | Accepts 2.5–5.5 V; requires local 4.7 µF ceramic capacitor placed adjacent to pin for EMI suppression. |
| FB (Pin 1) | Feedback input | Monitors output via resistor divider; high-impedance node sensitive to noise - route away from SW. |
| NC (Pin 6) | No-connect terminal | Internally unconnected; may be left floating, tied to GND, or connected to VOUT per layout optimization. |
Key Features
| Feature | Design Value |
|---|---|
| Power Save Mode (PSM) | Automatically engages below ~100 mA load to reduce switching frequency and maintain >85% efficiency at light loads. |
| 100% Duty Cycle Operation | Enables dropout as low as IOUT × (RDS(on) + DCRL) - critical for maintaining regulation near input rail (e.g., 2.8 V → 2.5 V). |
| Internal Soft-Start | 900 µs ramp time prevents inrush current into bulk capacitance - avoids brownout on weak sources like coin cells. |
| Overcurrent Protection | 2.5 A typical current limit (peak) - protects against short-circuit and overload without external sensing components. |
| Thermal Shutdown | 150°C trip temperature with 20°C hysteresis - safeguards silicon integrity during sustained overload or poor heatsinking. |
Applications
| Wireless Router PoL Supply | Network Video Camera Core Rail |
|---|---|
Use Scenario: Powers 1.8 V core logic of dual-band Wi-Fi SoC (e.g., QCA955x) from 3.3 V intermediate rail. IC Role / Device Role / Timing Role: Primary synchronous buck regulator providing clean, regulated 1.8 V @ 1.5 A with fast transient response. Use Value: 95% efficiency at full load reduces thermal density in sealed plastic enclosures; SOT563 footprint saves board area for multi-antenna RF layout. |
Use Scenario: Supplies 2.5 V image sensor interface and ISP processing block in HD IP camera. IC Role / Device Role / Timing Role: High-efficiency POL converter delivering stable 2.5 V from 5 V input, supporting burst-mode video capture. Use Value: PSM maintains >88% efficiency at standby (10 mA), extending uptime in battery-backed surveillance; 1.5 MHz switching avoids AM radio band interference. |
| Set-Top Box Memory Interface | Hard Disk Drive Controller Rail |
Use Scenario: Generates 1.2 V DDR3L memory termination voltage (VTT) from 3.3 V rail in cable STB. IC Role / Device Role / Timing Role: Adjustable buck converter configured as precision 1.2 V source with ±1% regulation over temp/load. Use Value: 0.6 V reference and tight FB accuracy (±2%) ensure compliance with DDR3L VTT tolerance; NC pin aids thermal relief in stacked PCB zones. |
Use Scenario: Provides 3.3 V logic supply to HDD servo controller ASIC during spin-up and seek operations. IC Role / Device Role / Timing Role: Robust buck regulator handling 2 A peak current surges with built-in OCP and thermal protection. Use Value: 2.5 A current limit prevents latch-up during motor startup transients; 100% duty cycle sustains regulation during 3.3 V input droop to 3.0 V. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar synchronous buck converter applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| TLV62569PDRL | Includes open-drain Power Good (PG) output; identical SOT563-6 package and electrical specs otherwise. | Required where rail sequencing or system-level power monitoring is needed (e.g., FPGA configuration lock). | Select TLV62569PDRL only if PG signal integration justifies added cost and layout routing; TLV62569DRLR is optimal for cost- and space-sensitive non-sequenced rails. |
| TPS62865DRLR | Higher 4-A rating, 2.5-V to 5.5-V input, 1.8-MHz fSW, but larger 1.2-mm height and different pinout (no NC pin). | Better suited for future-proofing or higher-current upgrades (e.g., next-gen SoCs), but requires PCB redesign. | Choose TPS62865DRLR only when >2 A capability is confirmed necessary; TLV62569DRLR offers superior cost/performance for ≤2 A applications in same footprint class. |
Compared with TLV62569PDRL, TLV62569DRLR eliminates PG functionality to reduce cost and simplify enable-only control; versus TPS62865DRLR, it trades current headroom for lower profile and pin compatibility within legacy SOT563 designs.
Availability
TLV62569DRLR is available at Aetrix Electronics and suitable for wireless routers, network video cameras, set-top boxes, hard disk drives, and general-purpose POL applications requiring stable component supply, long-term manufacturability, and RoHS-compliant packaging.
Supply support for TLV62569DRLR includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Texas Instruments is a global semiconductor leader specializing in analog, embedded processing, and power management ICs, with decades of expertise in high-efficiency DC-DC conversion.
The TLV62569DRLR belongs to TI's TLV6256x family of compact synchronous buck converters, designed specifically for space-constrained, battery-powered, and always-on embedded systems demanding high efficiency across wide load ranges.
FAQ
What is the maximum output current supported by the TLV62569DRLR?
The TLV62569DRLR delivers up to 2 A continuous output current under recommended operating conditions (TJ ≤ 125°C, proper PCB thermal design). Its overcurrent protection triggers at approximately 2.5 A peak, safeguarding the device during transient overload or short-circuit events. Derating applies above 85°C ambient; consult thermal metrics (RθJB = 27.0°C/W) for layout-specific limits.
Does the TLV62569DRLR include a Power Good (PG) output?
No, the TLV62569DRLR does not feature a Power Good output. Pin 6 is designated NC (No Connect), unlike the TLV62569PDRL which uses that pin for an open-drain PG signal. This omission reduces cost and simplifies designs where rail monitoring or sequencing is handled externally or not required.
What package type and dimensions does the TLV62569DRLR use?
The TLV62569DRLR is housed in a SOT563-6 package measuring 1.60 mm × 1.60 mm with 0.6 mm maximum height. This ultra-small outline transistor package enables high-density PCB layouts in portable and miniaturized electronics, and is compatible with standard SMT reflow processes.
How does the TLV62569DRLR manage efficiency at light loads?
The TLV62569DRLR automatically enters Power Save Mode (PSM) at light loads (< ~100 mA), reducing switching frequency and gate drive losses to maintain >85% efficiency down to 10 mA. This behavior is fully internal - no external configuration is needed - and ensures minimal quiescent power draw (35 µA) in standby states.
Can the TLV62569DRLR operate with 100% duty cycle, and what is its minimum dropout voltage?
Yes, the TLV62569DRLR supports 100% duty cycle operation to minimize dropout. The theoretical minimum input voltage is VOUT + IOUT × (RDS(on) + DCRL). With 2 A load, 100 mΩ HS FET, and a 20 mΩ inductor, dropout is ~240 mV - enabling regulation even when input sags to within ~0.25 V of the output voltage.
TLV62569DRLR Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Texas Instruments
- Series:
- -
- Package/Case:
- SOT-563, SOT-666
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Function:
- Step-Down
- Output Configuration:
- Positive
- Topology:
- Buck
- Output Type:
- Adjustable
- Number of Outputs:
- -
- Voltage - Input (Min):
- 2.5V
- Voltage - Input (Max):
- 5.5V
- Voltage - Output (Min/Fixed):
- 0.6V
- Voltage - Output (Max):
- 5.5V
- Current - Output:
- 2A
- Frequency - Switching:
- 1.5MHz
- Synchronous Rectifier:
- Yes
- Operating Temperature:
- -40°C ~ 125°C (TJ)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- SOT-5X3
TLV62569DRLR FAQ
1.How can I place an order for TLV62569DRLR through Aetrix?
Please submit a Request for Quotation (RFQ) for TLV62569DRLR on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for TLV62569DRLR reliable?
The price and inventory of TLV62569DRLR are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for TLV62569DRLR is usually 5 days.
3.What payment methods are accepted for TLV62569DRLR?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for TLV62569DRLR transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for TLV62569DRLR?
TLV62569DRLR orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your TLV62569DRLR order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for TLV62569DRLR?
For technical support, including TLV62569DRLR datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your TLV62569DRLR requirements.
6.How does Aetrix verify that TLV62569DRLR is sourced from the original manufacturer or authorized distributors?
All TLV62569DRLR products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that TLV62569DRLR meets industry standards.
7.What is the process for return or replacement of TLV62569DRLR?
All TLV62569DRLR units undergo pre-shipment inspection (PSI). If there is an issue with TLV62569DRLR, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The TLV62569DRLR part is unused and in its original packaging.
Return procedure for TLV62569DRLR:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
TLV62569DRLR Tags

-
TPS562201DDCR
Texas Instruments

-
MC34063ABD-TR
STMicroelectronics

-
TPS561201DDCR
Texas Instruments

-
MC33063ADR
Texas Instruments

-
MC34063ADR
Texas Instruments
-
TPS560200DBVR
Texas Instruments

-
AP3012KTR-G1
Diodes Incorporated

-
TLV61048DBVR
Texas Instruments

-
AZ34063UMTR-G1
Diodes Incorporated

-
TPS562200DDCR
Texas Instruments

-
AP62300TWU-7
Diodes Incorporated

-
MC34063EBD-TR
STMicroelectronics
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

