Texas Instruments TLV7111323DDSER
- Part No.:
- TLV7111323DDSER
- Manufacturer:
- Texas Instruments
- Package:
- 6-WFDFN
- Datasheet:
-
TLV7111323DDSER.pdf
- Description:
- IC REG LIN 1.3V/2.3V 200MA 6WSON
- Quantity:
- Payment:

- Shipping:

Inventory:3,000
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
TLV7111323DDSER from Texas Instruments is a dual-channel, 200mA low-dropout linear regulator with fixed 1.3V and 2.3V outputs, 2% accuracy over temperature, 35µA quiescent current per channel, and 150mV dropout at 200mA (VOUT = 2.8V). It serves as a compact power supply for dual-rail subsystems in portable electronics.
For engineers reviewing the TLV7111323DDSER datasheet, TLV7111323DDSER pinout, TLV7111323DDSER application, or TLV7111323DDSER equivalent, key selection criteria include independent enable control per channel, active pulldown on outputs, EN pin pull-down resistors for GPIO-safe disable, and stability with 0.1µF ceramic output capacitors.
Technical Context
The TLV7111323DDSER integrates two independent PMOS-based LDO regulators sharing a common input but featuring dedicated VREF and output stages to minimize crosstalk. Each channel includes thermal shutdown, over-current protection, and undervoltage lockout (UVLO) at 1.9V.
Its EN1/EN2 pins incorporate internal pull-down resistors (6mA IEN), ensuring reliable disable when driven by high-impedance or three-stated processor GPIOs. The device supports simultaneous or staggered startup via separate enable signals and delivers fast load transient response due to low output impedance and optimized internal compensation.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Output voltages | 1.3V (OUT1) and 2.3V (OUT2) - fixed, factory OTP-programmed values for precise dual-rail biasing |
| Max output current | 200mA per channel - supports moderate-power analog/digital subsystems without external boost |
| Dropout voltage | 150mV at 200mA, VOUT = 2.8V - enables operation from single-cell Li-ion (3.0V min) with margin |
| Quiescent current | 35µA per enabled regulator - extends battery life in always-on sensor or standby modes |
| PSRR | 70dB at 1kHz - suppresses switching noise from upstream DC/DC converters feeding the LDO input |
| Accuracy | ±2% over –40°C to +125°C - ensures stable logic levels and ADC reference integrity across industrial temp range |
| Enable threshold | VEN(HI) = 0.9V, VEN(LO) = 0.4V - compatible with 1.8V/3.3V GPIOs without level-shifting |
Pinout & Package
Package: 1.5mm × 1.5mm SON-6 (DSE), thermally enhanced, exposed pad (not electrically connected).
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| EN1 | Enable input for regulator 1 | Active-high control; internal 6mA pull-down ensures default-off state during MCU boot |
| IN | Input voltage supply | Shared input for both regulators; requires local 1µF ceramic decoupling to GND |
| EN2 | Enable input for regulator 2 | Independent active-high control; allows dynamic power gating of second rail |
| GND | Ground reference | Common return path; must connect directly to output capacitor ground for PSRR optimization |
| OUT2 | Regulated 2.3V output | Stable 2.3V rail; requires 1µF ceramic capacitor to GND for stability and transient response |
| OUT1 | Regulated 1.3V output | Stable 1.3V rail; features active pulldown to discharge quickly during disable |
Key Features
| Feature | Design Value |
|---|---|
| Dual independent enables | EN1 and EN2 allow sequenced or isolated power-up/down of 1.3V and 2.3V rails |
| Active output pulldown | Quickly discharges OUT1/OUT2 loads upon disable - prevents floating or back-driving |
| EN pin pull-down resistors | 6mA internal pull-down on EN1/EN2 eliminates need for external resistors when using weak GPIOs |
| Low-noise regulation | 48µVRMS output noise (100Hz–100kHz) - suitable for RF bias and precision analog circuits |
| Stability with small caps | Guaranteed stable with ≥0.1µF ceramic output capacitance - reduces BOM count and PCB area |
Applications
| Mobile Baseband Power | Wearable Sensor Hub |
|---|---|
Use Scenario: Dual-rail power for LTE/WCDMA transceiver ICs requiring separate 1.3V core and 2.3V I/O supplies. IC Role / Device Role / Timing Role: Primary LDO delivering tightly regulated, low-noise, independently controlled rails to RF and digital sections. Use Value: Independent EN control enables power sequencing per 3GPP timing specs; 70dB PSRR prevents DC/DC switching noise from degrading EVM. | Use Scenario: Compact wearable with ultra-low-power MCU (1.3V), MEMS accelerometer (2.3V), and BLE radio. IC Role / Device Role / Timing Role: Single-package dual LDO replacing two discrete regulators to save space and simplify layout. Use Value: 35µA IQ per channel extends coin-cell life beyond 1 year in sleep mode; active pulldown prevents sensor latch-up during wake transitions. |
| Industrial IoT Node | Portable Medical Monitor |
Use Scenario: Battery-powered edge node with Cortex-M4 MCU (1.3V), LoRa transceiver (2.3V), and isolated sensor interface. IC Role / Device Role / Timing Role: High-reliability dual LDO supporting extended temperature operation (–40°C to +125°C). Use Value: ±2% output accuracy ensures consistent ADC reference and DAC linearity across ambient extremes; thermal shutdown protects during enclosure overheating. | Use Scenario: Handheld ECG monitor with analog front-end (2.3V), low-power display driver (1.3V), and USB charging path. IC Role / Device Role / Timing Role: Safety-critical power IC with over-current and thermal protection built into each channel. Use Value: Independent current limiting (220–550mA) prevents fault propagation between analog and digital domains; UVLO blocks operation below safe Li-ion voltage (1.9V). |
Equivalent & Alternatives
The following parts are listed as comparable options for similar dual-LDO applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| TLV7101323DDSER | No EN pin pull-down resistors; requires external pull-down for GPIO-safe disable | Lacks integrated EN pulldown - increases BOM and layout complexity in microcontroller-based designs | Select when external control logic guarantees clean EN states; otherwise TLV7111323DDSER preferred |
| TPL7407LDDAR | 7-channel high-side driver (not LDO); 500mA per channel, no voltage regulation | Functionally distinct - provides switched power delivery, not regulated voltage rails | Not a functional alternative; only relevant if system requires load switching instead of regulation |
Compared with TLV7101323DDSER, TLV7111323DDSER adds EN pull-downs for robust disable behavior with weak drivers, while TPL7407LDDAR serves a completely different circuit role-making TLV7111323DDSER the only direct dual-LDO alternative with matching functionality and package compatibility.
Availability
TLV7111323DDSER is available at Aetrix Electronics and suitable for mobile baseband power, wearable sensor hubs, and industrial IoT nodes requiring stable component supply, long-term lifecycle support, and guaranteed traceable sourcing.
Supply support for TLV7111323DDSER includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Texas Instruments is a global semiconductor company specializing in analog and embedded processing technologies, with leadership in power management ICs.
The TLV711 series belongs to TI's ultra-low-IQ dual-LDO product line, designed specifically for battery-powered portable devices where independent rail control, minimal quiescent current, and robust enable behavior are critical.
FAQ
What output voltages does the TLV7111323DDSER provide?
The TLV7111323DDSER provides two fixed, factory-programmed output voltages: 1.3V on OUT1 and 2.3V on OUT2. These values are laser-trimmed during manufacturing and specified with ±2% accuracy over the full operating temperature range (–40°C to +125°C). The dual-output configuration eliminates the need for external feedback resistors and simplifies design for systems requiring tightly matched low-voltage rails.
Does TLV7111323DDSER require external pull-down resistors on EN1 and EN2?
No, TLV7111323DDSER does not require external pull-down resistors on EN1 and EN2. It integrates internal 6mA pull-down resistors on both enable pins, ensuring reliable disable when connected to high-impedance or three-stated GPIOs (e.g., during MCU reset or boot). This feature distinguishes it from the TLV710 variant and reduces BOM count and layout complexity in portable designs.
What is the minimum output capacitance required for stability with TLV7111323DDSER?
The TLV7111323DDSER is stable with an effective output capacitance of 0.1µF or greater. While 1µF X5R/X7R ceramic capacitors are recommended for optimal PSRR and transient performance, the device maintains phase margin and avoids oscillation even with smaller 0.1µF ceramics - enabling use of space-constrained 0201 or 0402 packages in ultra-thin wearables and medical devices.
How does TLV7111323DDSER handle output short-circuit conditions?
Under output short-circuit, TLV7111323DDSER activates its internal current limit (220–550mA typical), forcing the output voltage to collapse to ILIMIT × RLOAD. Simultaneously, the PMOS pass element dissipates (VIN – VOUT) × ILIMIT until thermal shutdown triggers at +165°C. After cooling to +145°C, the device auto-recovers. This cycle repeats as long as the fault persists, protecting both the IC and downstream circuitry without requiring external current-sense components.
Can TLV7111323DDSER be used with a 2.5V input supply for the 2.3V output?
Yes, TLV7111323DDSER can operate with a 2.5V input for the 2.3V output. Its dropout voltage is 140–200mV at 200mA for VOUT ≥ 3.3V, and lower for lower outputs; at 2.3V/200mA, measured dropout is ≤120mV. With 2.5V input, headroom is 200mV - sufficient for stable regulation. However, ensure VIN remains above the 1.9V UVLO threshold and that thermal limits are observed under full load at elevated ambient temperatures.
TLV7111323DDSER Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Texas Instruments
- Series:
- -
- Package/Case:
- 6-WFDFN
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Output Configuration:
- Positive
- Output Type:
- Fixed
- Number of Regulators:
- 2
- Voltage - Input (Max):
- 5.5V
- Voltage - Output (Min/Fixed):
- 1.3V, 2.3V
- Voltage - Output (Max):
- -
- Voltage Dropout (Max):
- -, 0.285V @ 200mA
- Current - Output:
- 200mA
- Current - Quiescent (Iq):
- 110 µA
- Current - Supply (Max):
- -
- PSRR:
- 80dB ~ 50dB (10Hz ~ 100kHz)
- Control Features:
- Enable
- Protection Features:
- Over Current, Over Temperature, Short Circuit, Under Voltage Lockout (UVLO)
- Operating Temperature:
- -40°C ~ 125°C (TJ)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 6-WSON (1.5x1.5)
TLV7111323DDSER FAQ
1.How can I place an order for TLV7111323DDSER through Aetrix?
Please submit a Request for Quotation (RFQ) for TLV7111323DDSER on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for TLV7111323DDSER reliable?
The price and inventory of TLV7111323DDSER are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for TLV7111323DDSER is usually 5 days.
3.What payment methods are accepted for TLV7111323DDSER?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for TLV7111323DDSER transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for TLV7111323DDSER?
TLV7111323DDSER orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your TLV7111323DDSER order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for TLV7111323DDSER?
For technical support, including TLV7111323DDSER datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your TLV7111323DDSER requirements.
6.How does Aetrix verify that TLV7111323DDSER is sourced from the original manufacturer or authorized distributors?
All TLV7111323DDSER products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that TLV7111323DDSER meets industry standards.
7.What is the process for return or replacement of TLV7111323DDSER?
All TLV7111323DDSER units undergo pre-shipment inspection (PSI). If there is an issue with TLV7111323DDSER, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The TLV7111323DDSER part is unused and in its original packaging.
Return procedure for TLV7111323DDSER:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
TLV7111323DDSER Tags

-
MIC5504-1.8YM5-TR
Microchip Technology

-
MIC5504-3.3YM5-TR
Microchip Technology

-
MIC5365-3.0YC5-TR
Microchip Technology

-
MIC5365-1.8YC5-TR
Microchip Technology

-
MIC5365-2.5YC5-TR
Microchip Technology

-
MIC5365-3.3YC5-TR
Microchip Technology

-
MIC5365-3.3YD5-TR
Microchip Technology

-
MIC5317-3.3YM5-TR
Microchip Technology

-
TLV1117LV33DCYR
Texas Instruments

-
MIC5317-3.3YMT-TZ
Microchip Technology

-
MIC5528-3.3YMT-TR
Microchip Technology

-
TLV75801PDRVR
Texas Instruments
Tech Hub
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
LDO regulator guide covering low dropout voltage, power dissipation, thermal design, PSRR, output noise, capacitor stability, adjustable LDO circuits, LDO vs buck converter and datasheet selection chec…
Conditional Access Module guide covering CAM meaning, CI/CI+ interface, smart card authorization, DVB security workflow, TV and set-top box compatibility, internal electronics, ESD protection, connecto…
Guide to electronic component obsolescence covering EOL risk, PCN/PDN notices, last-time buy planning, replacement options, form-fit-function validation, counterfeit risk and BOM lifecycle management.
18650 battery guide covering lithium-ion cell basics, 3.6V/3.7V voltage, 4.2V charging, mAh and Wh capacity, protected cells, chargers, BMS, series-parallel packs, holders, welding and sourcing checks.…

