Texas Instruments TLV7111533DDSER
- Part No.:
- TLV7111533DDSER
- Manufacturer:
- Texas Instruments
- Package:
- 6-WFDFN
- Datasheet:
-
TLV7111533DDSER.pdf
- Description:
- IC REG LIN 1.5V/3.3V 200MA 6WSON
- Quantity:
- Payment:

- Shipping:

Inventory:2,991
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
TLV7111533DDSER from Texas Instruments is a dual-channel, 200mA low-dropout linear regulator with fixed 1.5V and 3.3V outputs, 2% accuracy over –40°C to +125°C, 150mV dropout at 200mA (VOUT = 2.8V), and 70dB PSRR at 1kHz - designed for power-sensitive portable applications including smartphone baseband and RF subsystems.
For engineers reviewing the TLV7111533DDSER datasheet, TLV7111533DDSER pinout, TLV7111533DDSER application, or TLV7111533DDSER equivalent, key selection criteria include independent enable control per channel, active pulldown on both EN pins, thermal/overcurrent protection, and stability with ≥0.1µF ceramic output capacitance.
Technical Context
The TLV7111533DDSER integrates two independent PMOS-based LDO regulators sharing a common input but featuring dedicated VREF and feedback paths to minimize crosstalk. Each channel includes internal current limiting and thermal shutdown, with EN1/EN2 pins incorporating pull-down resistors (6kΩ typical) to ensure reliable disable during indeterminate GPIO states.
It operates across 2.0V–5.5V input range and delivers regulated 1.5V/3.3V outputs with load regulation ≤15mV (0–200mA) and line regulation ≤5mV (VIN variation). Shutdown current is 2.5–4µA, and quiescent current is 35µA per enabled regulator.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Output voltages | 1.5V (OUT1) and 3.3V (OUT2) - fixed, factory-programmed OTP outputs with no external resistor network required |
| Max output current | 200mA per channel - supports simultaneous dual-rail loads such as RF transceivers and baseband processors |
| Dropout voltage | 150mV at 200mA, VOUT = 2.8V - enables operation with minimal VIN–VOUT headroom in battery-powered systems |
| Accuracy | ±2% over –40°C to +125°C - ensures stable voltage delivery across automotive and industrial temperature ranges |
| PSRR | 70dB at 1kHz - suppresses switching noise from upstream DC/DC converters feeding the LDO input |
| Enable logic | Active-high EN1/EN2 with 6kΩ internal pulldown - prevents unintended startup when host MCU GPIOs float during boot |
| Stability | Stable with ≥0.1µF ceramic output capacitance - reduces BOM count and PCB area vs. traditional 1–10µF requirements |
Pinout & Package
Package: 1.5mm × 1.5mm SON-6 (DSE), thermally enhanced exposed pad, 0.5mm pitch, RoHS-compliant.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1 - EN1 | Enable input for OUT1 | Drives OUT1 on when >0.9V; internal 6kΩ pulldown ensures default OFF state during reset or floating GPIO |
| 2 - IN | Input supply | Common input for both regulators; requires local 1µF ceramic decoupling to GND per datasheet guidance |
| 3 - EN2 | Enable input for OUT2 | Drives OUT2 on when >0.9V; independent control allows staggered power-up of 1.5V/3.3V domains |
| 4 - GND | Ground reference | Single ground pin shared by both regulators and internal circuitry; must connect directly to low-impedance ground plane |
| 5 - OUT2 | 3.3V regulated output | Delivers up to 200mA at 3.3V; requires 1µF ceramic capacitor to GND for optimal transient response |
| 6 - OUT1 | 1.5V regulated output | Delivers up to 200mA at 1.5V; dedicated VREF minimizes crosstalk from OUT2 load transients |
Key Features
| Feature | Design Value |
|---|---|
| Dual independent enable inputs | EN1 and EN2 allow precise sequencing of 1.5V and 3.3V rails - critical for SoC power-up compliance |
| Active pulldown on EN pins | 6kΩ internal resistors eliminate need for external pull-downs, reducing component count and layout complexity |
| Dedicated VREF per output | Minimizes inter-channel crosstalk (<1mV step-induced disturbance), essential for noise-sensitive RF analog blocks |
| Low IQ per regulator | 35µA quiescent current per enabled channel - extends battery life in always-on sensor or standby modes |
| Thermal + current protection | Auto-recovery thermal shutdown at +165°C and foldback current limit prevent damage during sustained overload |
Applications
| Smartphone Baseband Power | RF Front-End Biasing |
|---|---|
Use Scenario: Powering ARM Cortex-A series application processors requiring tightly regulated 1.5V core and 3.3V I/O rails. IC Role / Device Role / Timing Role: Dual-LDO providing independent, sequenced, low-noise voltage domains with <100ms startup time. Use Value: Eliminates need for two discrete single-channel LDOs and external EN pull-downs, saving 2.25mm² PCB area. | Use Scenario: Supplying bias voltage to PA drivers and LNA stages in LTE/Wi-Fi front-end modules. IC Role / Device Role / Timing Role: Low-PSRR, low-noise 3.3V rail for analog RF blocks; 1.5V rail for digital control logic. Use Value: 70dB PSRR at 1kHz suppresses DC/DC ripple; dedicated VREF ensures <1mV crosstalk during PA burst transmission. |
| Wearable Sensor Hub | Industrial Handheld Terminal |
Use Scenario: Powering ultra-low-power microcontrollers and MEMS sensors in compact fitness trackers. IC Role / Device Role / Timing Role: Dual-rail regulator enabling selective shutdown of 3.3V peripherals while maintaining 1.5V MCU core supply. Use Value: 35µA IQ per channel and 2.5µA shutdown current extend coin-cell battery life beyond 6 months. | Use Scenario: Providing stable 1.5V and 3.3V supplies for barcode scanners and ruggedized displays operating in wide temperature ranges. IC Role / Device Role / Timing Role: Industrial-grade dual LDO rated for –40°C to +125°C junction temperature with ±2% output accuracy. Use Value: Thermal shutdown and overcurrent protection ensure reliability in unventilated enclosures under continuous load. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar dual-LDO regulator applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| TLS850F0TESK | Automotive-qualified AEC-Q100 Grade 1; 500mA per channel; integrated watchdog and reset generator | Targeted for automotive body electronics; not optimized for portable battery life | Select only if AEC-Q100 qualification and system monitoring features are required |
| TPS7A201533PDBVR | Lower IQ (6.5µA), no EN pulldown; 300mA per channel; same 1.5mm×1.5mm DSBGA package | Better suited for ultra-low-power always-on applications; requires external EN pull-downs | Choose when minimizing standby current is critical and board space allows external resistors |
Compared with TLS850F0TESK and TPS7A201533PDBVR, the TLV7111533DDSER uniquely balances low IQ (35µA/channel), built-in EN pulldowns, and industrial temperature rating in a minimal 2.25mm² footprint - making it optimal for cost- and size-constrained portable designs where automotive qualification is unnecessary.
Availability
TLV7111533DDSER is available at Aetrix Electronics and suitable for smartphone baseband power, RF front-end biasing, wearable sensor hubs, and industrial handheld terminals requiring stable component supply across extended temperature ranges and long production lifecycles.
Supply support for TLV7111533DDSER includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Texas Instruments is a global semiconductor company delivering analog and embedded processing solutions for industrial, automotive, and personal electronics markets.
The TLV711 series belongs to TI's low-power LDO portfolio, engineered specifically for portable devices requiring dual-rail, low-quiescent-current regulation with robust transient performance and minimal external components.
FAQ
What are the fixed output voltages of the TLV7111533DDSER?
The TLV7111533DDSER provides two fixed output voltages: 1.5V on OUT1 and 3.3V on OUT2. These values are factory-programmed using OTP technology and cannot be adjusted externally. The part number encoding "1533" explicitly denotes these nominal outputs, and both channels maintain ±2% accuracy across –40°C to +125°C junction temperature.
Does the TLV7111533DDSER require external pull-down resistors on EN1 and EN2?
No, the TLV7111533DDSER does not require external pull-down resistors on EN1 or EN2. It integrates internal 6kΩ pull-down resistors on both enable pins, ensuring reliable disable during MCU reset or floating GPIO conditions. This eliminates two external components and simplifies layout - a key differentiator versus standard TLV710-series variants without pulldown.
What is the minimum output capacitance required for stability with the TLV7111533DDSER?
The TLV7111533DDSER is stable with an effective output capacitance of 0.1µF or greater. While 1µF X5R/X7R ceramic capacitors are recommended for optimal transient response and PSRR, the device's design accommodates smaller footprints - such as 0402 0.1µF capacitors - provided the effective capacitance (accounting for DC bias and temperature derating) remains ≥0.1µF.
How does the TLV7111533DDSER handle overcurrent or thermal faults?
Under overcurrent, the TLV7111533DDSER enters current-limit mode, sourcing a fixed current largely independent of output voltage until thermal shutdown triggers at +165°C. Once tripped, the device auto-recovers as it cools below +145°C. This cycle repeats if the fault persists. The PMOS pass element includes a body diode, so reverse voltage operation must be limited to ≤5% of rated output current to avoid damage.
Can the TLV7111533DDSER be used in automotive applications?
The TLV7111533DDSER is specified for operation from –40°C to +125°C junction temperature and meets industrial reliability standards, but it is not AEC-Q100 qualified. For automotive applications requiring formal qualification, TI recommends alternatives like the TLS850F0TESK. The TLV7111533DDSER is appropriate for non-safety-critical automotive infotainment or telematics accessories where full qualification is not mandated.
TLV7111533DDSER Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Texas Instruments
- Series:
- -
- Package/Case:
- 6-WFDFN
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Output Configuration:
- Positive
- Output Type:
- Fixed
- Number of Regulators:
- 2
- Voltage - Input (Max):
- 5.5V
- Voltage - Output (Min/Fixed):
- 1.5V, 3.3V
- Voltage - Output (Max):
- -
- Voltage Dropout (Max):
- -, 0.2V @ 200mA
- Current - Output:
- 200mA
- Current - Quiescent (Iq):
- 110 µA
- Current - Supply (Max):
- -
- PSRR:
- 80dB ~ 50dB (10Hz ~ 100kHz)
- Control Features:
- Enable
- Protection Features:
- Over Current, Over Temperature, Short Circuit, Under Voltage Lockout (UVLO)
- Operating Temperature:
- -40°C ~ 125°C (TJ)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 6-WSON (1.5x1.5)
TLV7111533DDSER FAQ
1.How can I place an order for TLV7111533DDSER through Aetrix?
Please submit a Request for Quotation (RFQ) for TLV7111533DDSER on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for TLV7111533DDSER reliable?
The price and inventory of TLV7111533DDSER are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for TLV7111533DDSER is usually 5 days.
3.What payment methods are accepted for TLV7111533DDSER?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for TLV7111533DDSER transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for TLV7111533DDSER?
TLV7111533DDSER orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your TLV7111533DDSER order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for TLV7111533DDSER?
For technical support, including TLV7111533DDSER datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your TLV7111533DDSER requirements.
6.How does Aetrix verify that TLV7111533DDSER is sourced from the original manufacturer or authorized distributors?
All TLV7111533DDSER products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that TLV7111533DDSER meets industry standards.
7.What is the process for return or replacement of TLV7111533DDSER?
All TLV7111533DDSER units undergo pre-shipment inspection (PSI). If there is an issue with TLV7111533DDSER, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The TLV7111533DDSER part is unused and in its original packaging.
Return procedure for TLV7111533DDSER:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
TLV7111533DDSER Tags

-
MIC5504-1.8YM5-TR
Microchip Technology

-
MIC5504-3.3YM5-TR
Microchip Technology

-
MIC5365-3.0YC5-TR
Microchip Technology

-
MIC5365-1.8YC5-TR
Microchip Technology

-
MIC5365-2.5YC5-TR
Microchip Technology

-
MIC5365-3.3YC5-TR
Microchip Technology

-
MIC5365-3.3YD5-TR
Microchip Technology

-
MIC5317-3.3YM5-TR
Microchip Technology

-
TLV1117LV33DCYR
Texas Instruments

-
MIC5317-3.3YMT-TZ
Microchip Technology

-
MIC5528-3.3YMT-TR
Microchip Technology

-
TLV75801PDRVR
Texas Instruments
Tech Hub
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
LDO regulator guide covering low dropout voltage, power dissipation, thermal design, PSRR, output noise, capacitor stability, adjustable LDO circuits, LDO vs buck converter and datasheet selection chec…
Conditional Access Module guide covering CAM meaning, CI/CI+ interface, smart card authorization, DVB security workflow, TV and set-top box compatibility, internal electronics, ESD protection, connecto…
Guide to electronic component obsolescence covering EOL risk, PCN/PDN notices, last-time buy planning, replacement options, form-fit-function validation, counterfeit risk and BOM lifecycle management.
18650 battery guide covering lithium-ion cell basics, 3.6V/3.7V voltage, 4.2V charging, mAh and Wh capacity, protected cells, chargers, BMS, series-parallel packs, holders, welding and sourcing checks.…

