Texas Instruments TLV7111930DSET
- Part No.:
- TLV7111930DSET
- Manufacturer:
- Texas Instruments
- Package:
- 6-WFDFN
- Datasheet:
-
TLV7111930DSET.pdf
- Description:
- IC REG LIN 1.9V/3V 200MA 6WSON
- Quantity:
- Payment:

- Shipping:

Inventory:1,455
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
TLV7111930DSET from Texas Instruments is a dual-channel, 200mA low-dropout linear regulator with fixed 1.9V and 3.0V outputs, 2% accuracy over –40°C to +125°C, 35µA quiescent current per channel, and integrated EN1/EN2 enable pins with internal pull-down resistors. It powers baseband processors and RF front-ends in compact portable devices.
For engineers reviewing the TLV7111930DSET datasheet, TLV7111930DSET pinout, TLV7111930DSET application, or TLV7111930DSET equivalent, this page delivers verified electrical specs, thermal behavior, startup timing, PSRR performance at 1kHz (70dB), and dual-output crosstalk mitigation via dedicated VREF per channel.
Technical Context
The TLV7111930DSET implements two independent PMOS-based LDO regulators sharing a common input but featuring separate reference circuits, enabling minimal crosstalk between output channels. Each channel includes over-current protection, thermal shutdown at +165°C, and undervoltage lockout at 1.9V.
Its EN1/EN2 pins incorporate internal 150kΩ pull-down resistors-critical for reliable disable during processor GPIO three-state conditions-and support independent control of each regulator's output state without external components.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Output voltages | 1.9V (OUT1) and 3.0V (OUT2), factory OTP-programmed, fixed and non-adjustable |
| Max output current | 200mA per channel, with internal current limit of 220–550mA depending on VIN and VOUT |
| Dropout voltage | 150mV at 200mA and VOUT = 2.8V; scales with output voltage (e.g., ~140mV at 3.3V) |
| Quiescent current | 35µA per enabled regulator; 70µA when both enabled; 2.5–4µA in shutdown |
| PSRR @ 1kHz | 70dB - suppresses power rail noise critical for RF-sensitive analog/RF sections |
| Accuracy | ±2% over full temperature range (–40°C to +125°C), ensuring stable core and I/O rail margins |
| Stability | Stable with ≥0.1µF ceramic output capacitance (X5R/X7R), enabling ultra-small footprint decoupling |
Pinout & Package
Package: 1.5mm × 1.5mm SON-6 (DSE), thermally enhanced, exposed pad (not electrically connected), RoHS-compliant.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| EN1 (Pin 1) | Enable input for OUT1 | Active-high; internal 150kΩ pull-down ensures default OFF during power-up or floating GPIO |
| IN (Pin 2) | Input supply | Accepts 2.0V–5.5V; requires local 1µF ceramic capacitor to GND for stability |
| EN2 (Pin 3) | Enable input for OUT2 | Independent active-high control; same pull-down as EN1 for deterministic shutdown |
| GND (Pin 4) | Power ground | Common return for IN, OUT1, OUT2; must connect directly to output capacitor ground |
| OUT2 (Pin 5) | Regulated 3.0V output | Delivers up to 200mA; requires 1µF ceramic capacitor to GND for transient response |
| OUT1 (Pin 6) | Regulated 1.9V output | Delivers up to 200mA; dedicated VREF minimizes crosstalk from OUT2 switching events |
Key Features
| Feature | Design Value |
|---|---|
| Dual independent LDOs with dedicated VREF | Eliminates output crosstalk during load transients-critical for mixed-signal SoC power domains |
| EN pin internal pull-down resistors (150kΩ) | Prevents unintended turn-on during system reset or processor boot; no external BOM cost |
| Ultra-low IQ (35µA per channel) | Extends battery life in always-on sensor nodes and standby modes of handheld devices |
| 70dB PSRR at 1kHz | Maintains clean 1.9V core rail despite noisy shared 3.3V system supply |
| Thermal shutdown + current limiting | Self-protecting under short-circuit or overload; auto-recovery after cooling |
Applications
| Smartphone Baseband Power | Wireless Headset Audio Codec |
|---|---|
Use Scenario: Powers ARM Cortex-A series application processor cores (1.9V) and I/O peripherals (3.0V) from a single-cell Li-ion battery. IC Role / Device Role / Timing Role: Dual-output LDO delivering tightly regulated, low-noise rails with independent enable control for dynamic power gating. Use Value: Enables simultaneous core and interface domain regulation with <2% voltage drift across temperature, reducing need for margining in SoC design. | Use Scenario: Supplies 1.9V to Bluetooth audio DSP and 3.0V to MEMS microphone bias circuitry in true wireless stereo earbuds. IC Role / Device Role / Timing Role: Low-IQ dual LDO providing fast startup (<100ms) and high PSRR to reject switching noise from Class-D amplifier supply. Use Value: Maintains SNR >95dB in audio path by suppressing 1kHz ripple from shared DC-DC converter. |
| Portable Medical Glucose Monitor | Industrial Handheld Scanner |
Use Scenario: Powers 1.9V glucose sensor ADC and 3.0V BLE radio subsystem in battery-operated diagnostic device. IC Role / Device Role / Timing Role: Dual LDO with guaranteed operation from –40°C to +125°C and ±2% accuracy for clinical-grade measurement stability. Use Value: Eliminates need for external trimming or calibration due to tight initial tolerance and thermal drift control. | Use Scenario: Supplies 1.9V to image sensor interface logic and 3.0V to laser driver IC in ruggedized barcode scanner. IC Role / Device Role / Timing Role: Compact dual LDO with SON-6 package enabling <2.25mm² PCB area; supports hot-plug battery insertion. Use Value: Internal EN pull-down prevents brown-out glitches during battery swap, ensuring robust firmware restart. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar dual-LDO regulator applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| TPL7407LADGQR | Single 7-channel high-side driver (not LDO); no voltage regulation, only switch control | Used for LED/relay driving-not power rail generation | Select only if replacing discrete FET drivers, not voltage regulation |
| TPS7A201930PDBVR | Single-channel LDO (1.9V only); no second output; 250mA rating; 6.5µA IQ | Requires two devices to replicate dual-rail function; higher total BOM count | Choose when space allows separate rails and ultra-low IQ is prioritized over integration |
Compared with TLV7111930DSET, TPS7A201930PDBVR offers lower quiescent current but lacks integrated dual-rail capability and EN pull-downs, increasing layout complexity and component count for portable designs requiring 1.9V/3.0V simultaneously.
Availability
TLV7111930DSET is available at Aetrix Electronics and suitable for smartphone baseband power, wireless headset audio codec supplies, portable medical glucose monitors, and industrial handheld scanners requiring stable component supply with full traceability and lifecycle management.
Supply support for TLV7111930DSET includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Texas Instruments is a global semiconductor leader designing analog, embedded processing, and connectivity solutions for industrial, automotive, and personal electronics markets.
The TLV711 series targets portable, battery-powered systems requiring dual low-noise, low-IQ LDOs in ultra-small packages-with TLV7111930DSET specifically optimized for 1.9V/3.0V rail pairs in space-constrained RF applications.
FAQ
What is the input voltage range supported by the TLV7111930DSET?
The TLV7111930DSET supports an input voltage range of 2.0V to 5.5V. This allows direct operation from single-cell Li-ion (2.7–4.2V), Li-polymer, or boosted 3.3V system rails. Operation below 2.0V risks undervoltage lockout activation, while exceeding 5.5V violates absolute maximum ratings and may cause permanent damage.
Does the TLV7111930DSET require external pull-down resistors on EN1 and EN2?
No, the TLV7111930DSET does not require external pull-down resistors on EN1 and EN2. It integrates 150kΩ internal pull-down resistors on both enable pins-explicitly designed to ensure reliable disable during processor GPIO three-state conditions or unpowered states. This eliminates BOM cost and board space for external components.
What is the typical startup time for the TLV7111930DSET?
The typical startup time for the TLV7111930DSET is 100ms, defined as the time from EN assertion to the output reaching 98% of its nominal voltage (1.9V or 3.0V) with a 1µF ceramic output capacitor and 200mA load. Startup time remains consistent across temperature and input voltage within specification limits.
Can the TLV7111930DSET be used with output capacitors smaller than 1µF?
Yes, the TLV7111930DSET is stable with output capacitance as low as 0.1µF (100nF), provided it is a ceramic type (X5R/X7R) with ESR <200mΩ. However, using 1µF is recommended to ensure optimal load transient response and PSRR performance-especially critical in RF-sensitive applications powered by TLV7111930DSET.
How does the TLV7111930DSET handle crosstalk between its two output channels?
The TLV7111930DSET minimizes crosstalk via dedicated bandgap references for OUT1 and OUT2, isolating regulation loops. Load transients on one output induce <5mV perturbation on the other-verified in Figure 61–66 of the SBVS142A datasheet. This architecture makes TLV7111930DSET suitable for powering noise-sensitive analog and digital domains from a single IC.
TLV7111930DSET Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Texas Instruments
- Series:
- -
- Package/Case:
- 6-WFDFN
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Output Configuration:
- Positive
- Output Type:
- Fixed
- Number of Regulators:
- 2
- Voltage - Input (Max):
- 5.5V
- Voltage - Output (Min/Fixed):
- 1.9V, 3V
- Voltage - Output (Max):
- -
- Voltage Dropout (Max):
- -, 0.215V @ 200mA
- Current - Output:
- 200mA
- Current - Quiescent (Iq):
- 110 µA
- Current - Supply (Max):
- -
- PSRR:
- 80dB ~ 50dB (10Hz ~ 100kHz)
- Control Features:
- Enable
- Protection Features:
- Over Current, Over Temperature, Short Circuit, Under Voltage Lockout (UVLO)
- Operating Temperature:
- -40°C ~ 125°C (TJ)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 6-WSON (1.5x1.5)
TLV7111930DSET FAQ
1.How can I place an order for TLV7111930DSET through Aetrix?
Please submit a Request for Quotation (RFQ) for TLV7111930DSET on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for TLV7111930DSET reliable?
The price and inventory of TLV7111930DSET are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for TLV7111930DSET is usually 5 days.
3.What payment methods are accepted for TLV7111930DSET?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for TLV7111930DSET transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for TLV7111930DSET?
TLV7111930DSET orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your TLV7111930DSET order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for TLV7111930DSET?
For technical support, including TLV7111930DSET datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your TLV7111930DSET requirements.
6.How does Aetrix verify that TLV7111930DSET is sourced from the original manufacturer or authorized distributors?
All TLV7111930DSET products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that TLV7111930DSET meets industry standards.
7.What is the process for return or replacement of TLV7111930DSET?
All TLV7111930DSET units undergo pre-shipment inspection (PSI). If there is an issue with TLV7111930DSET, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The TLV7111930DSET part is unused and in its original packaging.
Return procedure for TLV7111930DSET:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
TLV7111930DSET Tags

-
MIC5504-1.8YM5-TR
Microchip Technology

-
MIC5504-3.3YM5-TR
Microchip Technology

-
MIC5365-3.0YC5-TR
Microchip Technology

-
MIC5365-1.8YC5-TR
Microchip Technology

-
MIC5365-2.5YC5-TR
Microchip Technology

-
MIC5365-3.3YC5-TR
Microchip Technology

-
MIC5365-3.3YD5-TR
Microchip Technology

-
MIC5317-3.3YM5-TR
Microchip Technology

-
TLV1117LV33DCYR
Texas Instruments

-
MIC5317-3.3YMT-TZ
Microchip Technology

-
MIC5528-3.3YMT-TR
Microchip Technology

-
TLV75801PDRVR
Texas Instruments
Tech Hub
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
LDO regulator guide covering low dropout voltage, power dissipation, thermal design, PSRR, output noise, capacitor stability, adjustable LDO circuits, LDO vs buck converter and datasheet selection chec…
Conditional Access Module guide covering CAM meaning, CI/CI+ interface, smart card authorization, DVB security workflow, TV and set-top box compatibility, internal electronics, ESD protection, connecto…
Guide to electronic component obsolescence covering EOL risk, PCN/PDN notices, last-time buy planning, replacement options, form-fit-function validation, counterfeit risk and BOM lifecycle management.
18650 battery guide covering lithium-ion cell basics, 3.6V/3.7V voltage, 4.2V charging, mAh and Wh capacity, protected cells, chargers, BMS, series-parallel packs, holders, welding and sourcing checks.…

