Texas Instruments TLV71128512DSER
- Part No.:
- TLV71128512DSER
- Manufacturer:
- Texas Instruments
- Package:
- 6-WFDFN
- Datasheet:
-
TLV71128512DSER.pdf
- Description:
- IC REG LINEAR 2.85V/1.2V 6WSON
- Quantity:
- Payment:

- Shipping:

Inventory:3,000
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
TLV71128512DSER from Texas Instruments is a dual-channel, low-quiescent-current LDO regulator in a 1.5mm × 1.5mm SON-6 package, delivering 2.8V and 1.2V outputs at up to 200mA per channel with 2% output accuracy over –40°C to +125°C and 150mV dropout at 200mA (VOUT = 2.8V). It powers core and I/O rails in space-constrained portable devices such as smartphones and MP3 players.
For engineers reviewing the TLV71128512DSER datasheet, TLV71128512DSER pinout, TLV71128512DSER application, or TLV71128512DSER equivalent, key selection considerations include independent enable control per channel, active pulldown on both EN pins for robust disable behavior during GPIO indeterminate states, and stability with ≥0.1µF ceramic output capacitance.
Technical Context
The TLV71128512DSER integrates two independent PMOS-based LDO regulators, each with dedicated bandgap reference and feedback loop to minimize crosstalk between channels. Its EN1/EN2 pins feature internal pull-down resistors (TLV711-D series), ensuring reliable shutdown when driving signals float or enter high-impedance states.
Each regulator supports input voltages from 2.0V to 5.5V and provides fixed 2.8V (OUT1) and 1.2V (OUT2) outputs. The device includes over-current and thermal shutdown protection, with undervoltage lockout (UVLO) activating below 1.9V VIN and thermal reset occurring at +145°C after shutdown at +165°C.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Output Voltages | 2.8V (OUT1) and 1.2V (OUT2), factory-programmed fixed values |
| Max Output Current | 200mA per channel - supports dual-rail power for baseband processors and memory interfaces |
| Quiescent Current | 35µA per regulator (70µA total enabled) - enables multi-day battery life in always-on subsystems |
| Dropout Voltage | 150mV at 200mA, VOUT = 2.8V - allows operation down to 2.95V input for 2.8V rail under full load |
| PSRR | 70dB at 1kHz - suppresses switching noise from upstream DC/DC converters feeding the LDO |
| Accuracy | ±2% over –40°C to +125°C - ensures reliable logic-level compliance across industrial temperature range |
| Enable Threshold | VEN(HI) = 0.9V, VEN(LO) = 0.4V - compatible with 1.2V/1.8V GPIO without level-shifting |
Pinout & Package
Package: 1.5mm × 1.5mm SON-6 (DSE), thermally enhanced exposed pad, 0.5mm pitch.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1 - EN1 | Enable input for OUT1 | Active-high; internal 150kΩ pull-down ensures default OFF state during power-up or GPIO float |
| 2 - IN | Input supply | Common input for both regulators; requires ≥0.1µF ceramic bypass capacitor to GND |
| 3 - EN2 | Enable input for OUT2 | Active-high; internal 150kΩ pull-down ensures independent, fail-safe disable of second rail |
| 4 - GND | Ground reference | Single ground pin shared by both regulators and internal circuitry; must connect directly to low-impedance ground plane |
| 5 - OUT2 | 1.2V regulated output | Delivers up to 200mA; requires ≥0.1µF ceramic capacitor to GND for stability |
| 6 - OUT1 | 2.8V regulated output | Delivers up to 200mA; dedicated reference minimizes crosstalk from OUT2 load transients |
Key Features
| Feature | Design Value |
|---|---|
| Dual independent enable pins with pull-down | Eliminates need for external pull-down resistors; prevents unintended turn-on during processor reset or sleep mode |
| Dedicated VREF per output | Reduces inter-channel crosstalk to <1mV during 200mA load step on adjacent rail |
| Stable with 0.1µF output capacitance | Enables use of ultra-small 0201/0402 ceramic capacitors in area-limited mobile PCB layouts |
| Active pulldown on outputs | Quickly discharges OUT1/OUT2 when disabled - prevents floating voltage on powered-down peripherals |
| Thermal and current limiting | Auto-recovers after fault removal; cycles between current limit and thermal shutdown only if overload persists |
Applications
| Smartphone Baseband Power | Wearable Sensor Hub |
|---|---|
Use Scenario: Dual-rail power for application processor core (1.2V) and RF interface (2.8V) in compact smartphone mainboard. IC Role / Device Role / Timing Role: Primary LDO supplying critical voltage domains with independent enable sequencing and fast transient response. Use Value: 70µA total quiescent current extends standby time; 150mV dropout enables efficient use of shared 3.3V intermediate bus. | Use Scenario: Powering ultra-low-power MCU (1.2V) and BLE radio (2.8V) in coin-cell–powered fitness tracker. IC Role / Device Role / Timing Role: Single-package dual-LDO replacing discrete solutions to reduce BOM count and PCB footprint. Use Value: Independent EN1/EN2 allows dynamic rail gating - MCU sleeps while radio wakes, minimizing system-wide leakage. |
| MP3 Player Audio Codec | Industrial Handheld Terminal |
Use Scenario: Supplying 1.2V digital core and 2.8V analog audio section in portable media player with DAC/ADC. IC Role / Device Role / Timing Role: Low-noise, high-PSRR regulator pair isolating sensitive analog circuitry from digital switching noise. Use Value: 70dB PSRR at 1kHz suppresses ripple from switching DC/DC converter; dedicated references prevent audio crosstalk. | Use Scenario: Providing 1.2V FPGA core and 2.8V display interface in ruggedized handheld terminal operating at –40°C to +85°C. IC Role / Device Role / Timing Role: Industrial-grade dual LDO with guaranteed ±2% accuracy and thermal protection across full temp range. Use Value: UVLO (1.9V) and thermal shutdown (+165°C) ensure safe operation during cold-start or ambient overheating events. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar dual-LDO applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| TLV7112812DSER | Same package and pinout; outputs 2.8V/1.2V but lacks EN pull-down resistors (TLV711 non-D variant) | Requires external pull-down resistors on EN1/EN2 for deterministic shutdown; higher BOM cost and layout complexity | Select when external control of EN bias is required or when legacy design uses non-pull-down variant |
| TPS7A202812PDBVR | 2.8V/1.2V dual LDO in 1.2mm × 1.6mm WSON-8; 25µA IQ per channel; no integrated EN pull-down | Smaller IQ improves battery runtime, but 8-pin package increases footprint; no pulldown requires external components | Select when ultra-low IQ is prioritized over board area and EN robustness; verify layout compatibility with WSON-8 |
Compared with TLV71128512DSER, TLV7112812DSER requires external pull-downs for safe EN behavior, while TPS7A202812PDBVR offers lower IQ but larger package and no built-in EN pulldown - making TLV71128512DSER optimal for space-constrained, GPIO-driven portable designs requiring fail-safe enable control.
Availability
TLV71128512DSER is available at Aetrix Electronics and suitable for smartphone baseband power, wearable sensor hubs, MP3 player audio codecs, and industrial handheld terminals requiring stable component supply with guaranteed long-term availability.
Supply support for TLV71128512DSER includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Texas Instruments is a global semiconductor company specializing in analog and embedded processing technologies, with leadership in power management ICs for portable and industrial applications.
The TLV711 series is designed for power-sensitive portable electronics, delivering dual-rail regulation with ultra-low IQ, robust enable behavior, and minimal PCB area - targeting smartphones, wearables, and handheld devices where battery life and board space are critical.
FAQ
What are the fixed output voltages of the TLV71128512DSER?
The TLV71128512DSER provides two factory-programmed fixed output voltages: 2.8V on OUT1 (pin 6) and 1.2V on OUT2 (pin 5). These values are laser-trimmed during manufacturing and cannot be adjusted externally. Both outputs maintain ±2% accuracy across –40°C to +125°C junction temperature and full load range.
Does the TLV71128512DSER require external pull-down resistors on EN1 and EN2?
No, the TLV71128512DSER does not require external pull-down resistors on EN1 or EN2. As a TLV711-D series device, it integrates internal 150kΩ pull-down resistors on both enable pins, ensuring automatic shutdown when GPIOs are high-impedance or un-driven - a key reliability feature for portable systems with complex power sequencing.
What is the minimum output capacitance required for stability with the TLV71128512DSER?
The TLV71128512DSER is stable with an effective output capacitance of 0.1µF or greater. A 1µF X5R/X7R ceramic capacitor is recommended for optimal transient response and PSRR, but smaller 0.1µF units (e.g., 0201-size) are sufficient for basic stability in space-constrained layouts - provided ESR remains below 200mΩ.
How does the TLV71128512DSER handle over-current or thermal faults?
Under over-current, the TLV71128512DSER limits output current to ~220–550mA (depending on VOUT and temperature) and enters constant-current mode. If sustained, power dissipation triggers thermal shutdown at +165°C. After cooling to +145°C, the device auto-restarts. This cycle repeats only if the fault persists - protecting both the TLV71128512DSER and downstream circuitry without latch-up.
Can the TLV71128512DSER be used with a 1.8V input supply?
No, the TLV71128512DSER cannot operate reliably with a 1.8V input. Its absolute minimum input voltage is 2.0V, and undervoltage lockout (UVLO) disables regulation below 1.9V. For the 2.8V output, a minimum input of ~2.95V (2.8V + 150mV dropout) is required at 200mA load - so 1.8V is electrically insufficient for either output rail.
TLV71128512DSER Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Texas Instruments
- Series:
- -
- Package/Case:
- 6-WFDFN
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Output Configuration:
- Positive
- Output Type:
- Fixed
- Number of Regulators:
- 2
- Voltage - Input (Max):
- 5.5V
- Voltage - Output (Min/Fixed):
- 2.85V, 1.2V
- Voltage - Output (Max):
- -
- Voltage Dropout (Max):
- 0.215V @ 200mA, -
- Current - Output:
- 200mA
- Current - Quiescent (Iq):
- 110 µA
- Current - Supply (Max):
- 360 µA
- PSRR:
- 80dB ~ 50dB (10Hz ~ 100kHz)
- Control Features:
- Enable
- Protection Features:
- Over Current, Over Temperature, Short Circuit, Under Voltage Lockout (UVLO)
- Operating Temperature:
- -40°C ~ 125°C (TJ)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 6-WSON (1.5x1.5)
TLV71128512DSER FAQ
1.How can I place an order for TLV71128512DSER through Aetrix?
Please submit a Request for Quotation (RFQ) for TLV71128512DSER on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for TLV71128512DSER reliable?
The price and inventory of TLV71128512DSER are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for TLV71128512DSER is usually 5 days.
3.What payment methods are accepted for TLV71128512DSER?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for TLV71128512DSER transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for TLV71128512DSER?
TLV71128512DSER orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your TLV71128512DSER order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for TLV71128512DSER?
For technical support, including TLV71128512DSER datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your TLV71128512DSER requirements.
6.How does Aetrix verify that TLV71128512DSER is sourced from the original manufacturer or authorized distributors?
All TLV71128512DSER products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that TLV71128512DSER meets industry standards.
7.What is the process for return or replacement of TLV71128512DSER?
All TLV71128512DSER units undergo pre-shipment inspection (PSI). If there is an issue with TLV71128512DSER, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The TLV71128512DSER part is unused and in its original packaging.
Return procedure for TLV71128512DSER:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
TLV71128512DSER Tags

-
MIC5504-1.8YM5-TR
Microchip Technology

-
MIC5504-3.3YM5-TR
Microchip Technology

-
MIC5365-3.0YC5-TR
Microchip Technology

-
MIC5365-1.8YC5-TR
Microchip Technology

-
MIC5365-2.5YC5-TR
Microchip Technology

-
MIC5365-3.3YC5-TR
Microchip Technology

-
MIC5365-3.3YD5-TR
Microchip Technology

-
MIC5317-3.3YM5-TR
Microchip Technology

-
TLV1117LV33DCYR
Texas Instruments

-
MIC5317-3.3YMT-TZ
Microchip Technology

-
MIC5528-3.3YMT-TR
Microchip Technology

-
TLV75801PDRVR
Texas Instruments
Tech Hub
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
LDO regulator guide covering low dropout voltage, power dissipation, thermal design, PSRR, output noise, capacitor stability, adjustable LDO circuits, LDO vs buck converter and datasheet selection chec…
Conditional Access Module guide covering CAM meaning, CI/CI+ interface, smart card authorization, DVB security workflow, TV and set-top box compatibility, internal electronics, ESD protection, connecto…
Guide to electronic component obsolescence covering EOL risk, PCN/PDN notices, last-time buy planning, replacement options, form-fit-function validation, counterfeit risk and BOM lifecycle management.
18650 battery guide covering lithium-ion cell basics, 3.6V/3.7V voltage, 4.2V charging, mAh and Wh capacity, protected cells, chargers, BMS, series-parallel packs, holders, welding and sourcing checks.…

