Texas Instruments TLV7113025DSER
- Part No.:
- TLV7113025DSER
- Manufacturer:
- Texas Instruments
- Package:
- 6-WFDFN
- Datasheet:
-
TLV7113025DSER.pdf
- Description:
- IC REG LIN 3V/2.5V 200MA 6WSON
- Quantity:
- Payment:

- Shipping:

Inventory:901
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
TLV7113025DSER from Texas Instruments is a dual-channel, 200mA low-dropout linear regulator with fixed 3.0V and 2.5V outputs, 2% accuracy over –40°C to +125°C, 70dB PSRR at 1kHz, and 35µA quiescent current per channel. It features independent enable pins (EN1/EN2), active pulldown on outputs, and is designed for power-sensitive portable applications including smartphones and handheld audio devices.
For engineers reviewing the TLV7113025DSER datasheet, TLV7113025DSER pinout, TLV7113025DSER application, or TLV7113025DSER equivalent, this page delivers verified electrical specifications, package-validated pin functions, real-world load/line transient behavior, and direct alternatives for dual-rail LDO replacement in space-constrained designs.
Technical Context
The TLV7113025DSER integrates two independent PMOS-based LDO regulators sharing a common input but with dedicated VREF and output stages to minimize crosstalk. Each channel includes thermal shutdown, over-current protection, and undervoltage lockout (UVLO) at 1.9V.
Its EN1/EN2 pins feature internal pull-down resistors (TLV711-D series), ensuring reliable disable during processor GPIO three-state conditions. The device operates with stable 0.1µF minimum effective output capacitance and supports ceramic capacitors down to 1µF for optimal transient response.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Output voltages | 3.0V (OUT1) and 2.5V (OUT2), fixed, factory OTP-programmed |
| Max output current | 200mA per channel - supports dual-core SoC I/O and memory rails |
| Dropout voltage | 140mV at 200mA for 3.0V output - enables operation from 3.14V input |
| Quiescent current | 35µA per regulator (70µA total enabled) - extends battery life in standby |
| PSRR @ 1kHz | 70dB - suppresses switching noise from adjacent DC/DC converters |
| Accuracy | ±2% over –40°C to +125°C - ensures reliable logic-level compliance across temperature |
| Enable threshold | VHI = 0.9V, VLO = 0.4V - compatible with 1.8V/3.3V GPIO control |
Pinout & Package
Package: 1.5mm × 1.5mm SON-6 (DSE), thermally enhanced, exposed pad (not electrically connected).
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1 - EN1 | Enable input for OUT1 | Active-high; internal pull-down resistor ensures safe default OFF state |
| 2 - IN | Input supply | Common input for both regulators; requires local 1µF ceramic decoupling |
| 3 - EN2 | Enable input for OUT2 | Independent control; allows staggered power-up of 3.0V/2.5V domains |
| 4 - GND | Ground reference | Single ground pin; PCB layout must tie output capacitor ground directly here |
| 5 - OUT2 | 2.5V regulated output | Features active pulldown circuit - rapidly discharges load when disabled |
| 6 - OUT1 | 3.0V regulated output | Dedicated VREF minimizes crosstalk from OUT2 switching transients |
Key Features
| Feature | Design Value |
|---|---|
| Independent enable pins with pull-downs | Eliminates need for external pull-down resistors; prevents floating EN states during MCU reset |
| Active output pulldown | Ensures fast, controlled discharge of 2.5V rail - critical for USB PHY or analog sensor sequencing |
| Dedicated VREF per output | Reduces inter-channel crosstalk to < 1mV - preserves signal integrity in mixed-signal SoC power domains |
| Stable with ≥0.1µF effective COUT | Enables use of small-footprint X5R/X7R ceramics - saves board area in 1.5mm × 1.5mm footprint |
| Thermal shutdown & current limit | Auto-recovery cycling protects against sustained overload without external circuitry |
Applications
| Smartphone Baseband Power | Wearable Sensor Hub |
|---|---|
Use Scenario: Dual-rail power for application processor I/O (3.0V) and RF transceiver bias (2.5V) in compact smartphone designs. IC Role / Device Role / Timing Role: Primary dual-output LDO delivering clean, sequenced supplies with minimal board area. Use Value: 70dB PSRR at 1kHz rejects noise from high-frequency buck converters; 35µA IQ extends standby time. | Use Scenario: Powering ultra-low-power MCU core (2.5V) and environmental sensors (3.0V) in coin-cell–powered wearables. IC Role / Device Role / Timing Role: Single-chip dual-LDO replacing discrete solutions to meet strict size and leakage budgets. Use Value: Active pulldown on OUT2 ensures rapid sensor rail discharge before sleep mode entry. |
| Portable Medical Monitor | Bluetooth Audio Earbud |
Use Scenario: Isolated analog front-end (3.0V) and digital controller (2.5V) in battery-operated ECG monitors. IC Role / Device Role / Timing Role: Precision dual-LDO with ±2% accuracy maintaining ADC reference stability across temperature. Use Value: Dedicated VREF per output reduces crosstalk-induced offset drift in analog signal chains. | Use Scenario: Simultaneous 3.0V supply for Bluetooth SoC and 2.5V for MEMS microphone preamp in TWS earbuds. IC Role / Device Role / Timing Role: Compact dual-LDO enabling independent enable control for power gating unused subsystems. Use Value: Independent EN1/EN2 allows dynamic power management - disabling mic rail while keeping BT active. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar dual-output LDO applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| TLC7113025DSER | Same pinout and electrical specs; differs only in manufacturer marking and traceability chain | No functional difference; identical performance in all documented test conditions | Select when TI second-source qualification or dual-sourcing requirements apply |
| TPS7123025DBVR | Higher IQ (80µA/channel), no EN pull-downs, larger 2.9mm × 1.6mm SOT-23-6 package | Lacks active pulldown and EN pull-downs - requires external resistors for safe disable | Choose only if higher PSRR (75dB @ 1kHz) and wider input range (2.7–6.5V) outweigh size and feature trade-offs |
Compared with TLC7113025DSER and TPS7123025DBVR, the TLV7113025DSER uniquely combines ultra-small 1.5mm × 1.5mm SON-6 packaging, integrated EN pull-downs, and active output pulldown - making it the only option meeting stringent size, sequencing, and reliability requirements for next-gen portable designs.
Availability
TLV7113025DSER is available at Aetrix Electronics and suitable for smartphone baseband power, wearable sensor hubs, portable medical monitors, and Bluetooth audio earbuds requiring stable component supply with full traceability and lifecycle support.
Supply support for TLV7113025DSER includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Texas Instruments is a global semiconductor company specializing in analog and embedded processing technologies, with leadership in power management ICs since 1951.
The TLV711 series belongs to TI's ultra-low-IQ dual LDO product line, engineered specifically for battery-powered portable electronics where board space, thermal density, and standby current are critical constraints.
FAQ
What are the exact output voltages and tolerances of the TLV7113025DSER?
The TLV7113025DSER provides precisely 3.0V on OUT1 and 2.5V on OUT2, each with ±2% DC accuracy over the full operating temperature range of –40°C to +125°C. This tolerance is guaranteed by TI's factory OTP programming and confirmed in the SBVS142A datasheet Electrical Characteristics table under VOUT parameter.
Does the TLV7113025DSER require external pull-down resistors on EN1 and EN2?
No - the TLV7113025DSER is part of the TLV711-D series and includes internal pull-down resistors on both EN1 and EN2 pins, as explicitly stated in the datasheet Features section and Functional Block Diagram notes. This eliminates the need for external components and ensures reliable disable during processor boot or three-state conditions.
What is the minimum output capacitance required for stability with the TLV7113025DSER?
The TLV7113025DSER is stable with an effective output capacitance of 0.1µF or greater, as specified in the Electrical Characteristics table and Application Information section. While 1µF ceramic capacitors are recommended for optimal transient response, smaller values (e.g., 0.22µF X7R) are acceptable if their effective capacitance under bias and temperature remains ≥0.1µF.
How does the active pulldown feature work on the TLV7113025DSER outputs?
The TLV7113025DSER implements active pulldown circuits on both OUT1 and OUT2, which engage immediately upon EN assertion falling below 0.4V. This rapidly discharges connected loads - critical for USB PHYs, analog sensors, or memory rails that must be fully de-energized before system sleep. The feature is exclusive to the TLV711 series and not present in TLV710 variants.
Can the TLV7113025DSER operate with an input voltage lower than 3.0V?
Yes - the TLV7113025DSER supports input voltages from 2.0V to 5.5V. For the 3.0V output, dropout is 140mV at 200mA (per datasheet Table 1), meaning it can regulate down to VIN = 3.14V under full load. At lighter loads (e.g., 50mA), dropout drops to 40mV, allowing regulation from as low as 3.04V - enabling use with partially discharged Li-ion cells.
TLV7113025DSER Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Texas Instruments
- Series:
- -
- Package/Case:
- 6-WFDFN
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Output Configuration:
- Positive
- Output Type:
- Fixed
- Number of Regulators:
- 2
- Voltage - Input (Max):
- 5.5V
- Voltage - Output (Min/Fixed):
- 3V, 2.5V
- Voltage - Output (Max):
- -
- Voltage Dropout (Max):
- 0.215V @ 200mA, 0.25V @ 200mA
- Current - Output:
- 200mA
- Current - Quiescent (Iq):
- 110 µA
- Current - Supply (Max):
- -
- PSRR:
- 80dB ~ 50dB (10Hz ~ 100kHz)
- Control Features:
- Enable
- Protection Features:
- Over Current, Over Temperature, Short Circuit, Under Voltage Lockout (UVLO)
- Operating Temperature:
- -40°C ~ 125°C (TJ)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 6-WSON (1.5x1.5)
TLV7113025DSER FAQ
1.How can I place an order for TLV7113025DSER through Aetrix?
Please submit a Request for Quotation (RFQ) for TLV7113025DSER on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for TLV7113025DSER reliable?
The price and inventory of TLV7113025DSER are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for TLV7113025DSER is usually 5 days.
3.What payment methods are accepted for TLV7113025DSER?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for TLV7113025DSER transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for TLV7113025DSER?
TLV7113025DSER orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your TLV7113025DSER order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for TLV7113025DSER?
For technical support, including TLV7113025DSER datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your TLV7113025DSER requirements.
6.How does Aetrix verify that TLV7113025DSER is sourced from the original manufacturer or authorized distributors?
All TLV7113025DSER products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that TLV7113025DSER meets industry standards.
7.What is the process for return or replacement of TLV7113025DSER?
All TLV7113025DSER units undergo pre-shipment inspection (PSI). If there is an issue with TLV7113025DSER, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The TLV7113025DSER part is unused and in its original packaging.
Return procedure for TLV7113025DSER:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
TLV7113025DSER Tags

-
MIC5504-1.8YM5-TR
Microchip Technology

-
MIC5504-3.3YM5-TR
Microchip Technology

-
MIC5365-3.0YC5-TR
Microchip Technology

-
MIC5365-1.8YC5-TR
Microchip Technology

-
MIC5365-2.5YC5-TR
Microchip Technology

-
MIC5365-3.3YC5-TR
Microchip Technology

-
MIC5365-3.3YD5-TR
Microchip Technology

-
MIC5317-3.3YM5-TR
Microchip Technology

-
TLV1117LV33DCYR
Texas Instruments

-
MIC5317-3.3YMT-TZ
Microchip Technology

-
MIC5528-3.3YMT-TR
Microchip Technology

-
TLV75801PDRVR
Texas Instruments
Tech Hub
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
LDO regulator guide covering low dropout voltage, power dissipation, thermal design, PSRR, output noise, capacitor stability, adjustable LDO circuits, LDO vs buck converter and datasheet selection chec…
Conditional Access Module guide covering CAM meaning, CI/CI+ interface, smart card authorization, DVB security workflow, TV and set-top box compatibility, internal electronics, ESD protection, connecto…
Guide to electronic component obsolescence covering EOL risk, PCN/PDN notices, last-time buy planning, replacement options, form-fit-function validation, counterfeit risk and BOM lifecycle management.
18650 battery guide covering lithium-ion cell basics, 3.6V/3.7V voltage, 4.2V charging, mAh and Wh capacity, protected cells, chargers, BMS, series-parallel packs, holders, welding and sourcing checks.…

