My Inquiry
My Account
Texas Instruments TLV7113330DDSET
- Part No.:
- TLV7113330DDSET
- Manufacturer:
- Texas Instruments
- Package:
- 6-WFDFN
- Datasheet:
-
TLV7113330DDSET.pdf
- Description:
- IC REG LIN 3.3V/3V 200MA 6WSON
- Quantity:
- Payment:
- Shipping:
Inventory:1,457
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
TLV7113330DDSET from Texas Instruments is a dual-channel, 200mA low-dropout linear regulator with fixed 3.3V and 3.0V outputs, 2% accuracy over –40°C to +125°C, 150mV dropout at 200mA, and 35µA quiescent current per channel-designed for power-sensitive portable devices such as smartphones and handheld audio players.
For engineers reviewing the TLV7113330DDSET datasheet, TLV7113330DDSET pinout, TLV7113330DDSET application, or TLV7113330DDSET equivalent, this page delivers verified electrical specs, SON-6 package layout guidance, dual-rail enable control behavior, and validated alternatives for battery-powered system design.
Technical Context
The TLV7113330DDSET integrates two independent PMOS-based LDO regulators sharing a common input but featuring dedicated VREF and active pulldown circuits on both EN1 and EN2 pins. Each channel provides dedicated ground return paths to minimize crosstalk between output rails.
It operates across 2.0V–5.5V input range, supports stable regulation with ≥0.1µF ceramic output capacitance, and includes over-current and thermal shutdown protection. The D-suffix variant incorporates internal pull-down resistors on EN pins to ensure deterministic disable during GPIO three-state conditions.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Output voltages | 3.3V (OUT1) and 3.0V (OUT2), fixed, factory OTP-programmed |
| Max output current | 200mA per channel, internally current-limited to 220–550mA |
| Dropout voltage | 150mV at 200mA load and 3.3V output-enables operation with ≤3.45V input |
| Quiescent current | 35µA per regulator when enabled; 70–110µA total in dual-active mode |
| Accuracy | ±2% over full temperature range (–40°C to +125°C) |
| PSRR | 70dB at 1kHz-suppresses switching noise from upstream DC/DC converters |
| Enable thresholds | VEN(HI) = 0.9V min; VEN(LO) = 0.4V max-compatible with 1.8V/3.3V logic |
Pinout & Package
Package: 1.5mm × 1.5mm SON-6 (DSE), thermally enhanced, exposed pad (not electrically connected).
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1 - EN1 | Enable input for OUT1 | Active-high control; internal pull-down ensures safe default OFF state |
| 2 - IN | Input supply rail | Common input for both regulators; requires local 1µF ceramic decoupling |
| 3 - EN2 | Enable input for OUT2 | Independent active-high control; internal pull-down prevents floating disable |
| 4 - GND | Analog/digital ground reference | Single ground pin shared by both regulators; PCB layout must tie to clean ground plane |
| 5 - OUT2 | Regulated 3.0V output | Stable 3.0V rail; requires 1µF ceramic capacitor to GND for stability |
| 6 - OUT1 | Regulated 3.3V output | Stable 3.3V rail; dedicated VREF minimizes crosstalk from OUT2 transients |
Key Features
| Feature | Design Value |
|---|---|
| Dual independent LDOs | Enables simultaneous 3.3V/3.0V rail generation without external sequencing components |
| Active pulldown on EN pins | Prevents unintended startup during processor boot when EN lines are high-impedance |
| Dedicated VREF per output | Reduces inter-rail crosstalk-critical for mixed-signal SoC power domains |
| Ultra-low IQ (35µA/channel) | Extends battery life in always-on subsystems like RTC or sensor hubs |
| Stable with 0.1µF min COUT | Supports space-constrained layouts using small-case X5R/X7R ceramics |
Applications
| Smartphone Baseband Power | Wearable Sensor Hub |
|---|---|
Use Scenario: Powers baseband processor I/O and memory interface requiring tightly regulated 3.3V and 3.0V rails. IC Role / Device Role / Timing Role: Dual-LDO providing independent, low-noise, sequenced power domains. Use Value: 2% output accuracy and 70dB PSRR maintain signal integrity in RF-sensitive sections. | Use Scenario: Supplies MCU core, BLE radio, and analog front-end in compact wearable form factor. IC Role / Device Role / Timing Role: Compact dual-rail regulator enabling single-input, multi-voltage system power architecture. Use Value: 1.5mm × 1.5mm SON-6 footprint saves board area; 35µA IQ extends coin-cell battery life. |
| Portable Medical Monitor | Industrial Handheld Terminal |
Use Scenario: Delivers clean 3.3V for ADC reference and 3.0V for low-power microcontroller in battery-operated vital sign monitor. IC Role / Device Role / Timing Role: Precision dual-LDO ensuring stable analog measurement accuracy across temperature. Use Value: ±2% regulation over –40°C to +125°C eliminates calibration drift in field-deployed units. | Use Scenario: Powers display driver (3.3V) and barcode scanner ASIC (3.0V) in ruggedized handheld terminal. IC Role / Device Role / Timing Role: Dual-output regulator with independent enable control for subsystem-level power gating. Use Value: EN1/EN2 pulldown resistors prevent false turn-on during cold-start or brownout recovery. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar dual-LDO applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| TLC7528CDW | Single 8-bit DAC, not an LDO-invalid substitution; excluded due to functional mismatch | N/A | Not suitable: fundamentally different device class (DAC vs. dual LDO) |
| TPS7A203330PDBVR | 3.3V/3.0V dual LDO in 1.2mm × 1.6mm WSON-8; 25µA IQ; no EN pulldown | Requires external pull-down resistors for safe disable; slightly larger footprint | Preferred where ultra-low IQ is critical; adds external BOM cost for pull-downs |
Compared with TLV7113330DDSET, TPS7A203330PDBVR offers lower quiescent current but lacks integrated EN pulldowns-requiring external resistors for robust disable behavior in GPIO-driven systems-while TLV7113330DDSET delivers guaranteed safe-off operation in a smaller 1.5mm × 1.5mm SON-6 package with proven pulldown integration.
Availability
TLV711330DDSET is available at Aetrix Electronics and suitable for smartphone baseband power, wearable sensor hubs, portable medical monitors, and industrial handheld terminals requiring stable component supply, long-term lifecycle support, and traceable sourcing.
Supply support for TLV7113330DDSET includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Texas Instruments is a global semiconductor company delivering analog and embedded processing solutions with leadership in power management, signal chain, and connectivity technologies.
The TLV711 series belongs to TI's low-power LDO portfolio designed specifically for portable, battery-operated applications demanding ultra-low quiescent current, high PSRR, and small-footprint dual-rail regulation.
FAQ
What are the exact output voltages of the TLV7113330DDSET?
The TLV7113330DDSET provides precisely 3.3V on OUT1 and 3.0V on OUT2. These values are factory-programmed via OTP and confirmed in TI's SBVS142A datasheet under the ordering information table and electrical characteristics section. Output accuracy is maintained at ±2% across –40°C to +125°C junction temperature.
Does the TLV7113330DDSET include internal pull-down resistors on its enable pins?
Yes, the TLV7113330DDSET includes internal pull-down resistors on both EN1 and EN2 pins, as indicated by the "D" suffix in its part number per TI's ordering nomenclature. This ensures reliable disable behavior when enable signals float-critical for systems using weak-drive GPIOs during processor reset or boot sequences.
What is the minimum output capacitance required for stability with the TLV7113330DDSET?
The TLV7113330DDSET is stable with a minimum effective output capacitance of 0.1µF, though TI recommends 1µF X5R/X7R ceramic capacitors for optimal transient response and PSRR. The effective capacitance accounts for bias and temperature derating-so a nominal 1µF capacitor is strongly advised for production designs.
Can the TLV7113330DDSET operate with a 2.5V input supply?
No-the TLV7113330DDSET cannot regulate 3.3V or 3.0V outputs from a 2.5V input. Its minimum input voltage is determined by dropout: for 3.3V output, VIN must be ≥3.45V (3.3V + 150mV); for 3.0V output, VIN must be ≥3.15V. The absolute minimum specified VIN is 2.0V-but only applicable when output voltage is ≤2.0V, which does not apply to TLV7113330DDSET.
Is the TLV7113330DDSET pin-compatible with other TLV711 variants?
Yes-all TLV711xxyyDDSET variants in the SON-6 (DSE) package share identical pinout: EN1, IN, EN2, GND, OUT2, OUT1. However, output voltage combinations differ-so while mechanical layout is interchangeable, electrical validation is required when substituting for different VOUT pairs (e.g., TLV7111525DDSET).
TLV7113330DDSET Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Texas Instruments
- Series:
- -
- Package/Case:
- 6-WFDFN
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Output Configuration:
- Positive
- Output Type:
- Fixed
- Number of Regulators:
- 2
- Voltage - Input (Max):
- 5.5V
- Voltage - Output (Min/Fixed):
- 3.3V, 3V
- Voltage - Output (Max):
- -
- Voltage Dropout (Max):
- 0.2V @ 200mA, 0.215V @ 200mA
- Current - Output:
- 200mA
- Current - Quiescent (Iq):
- 110 µA
- Current - Supply (Max):
- -
- PSRR:
- 80dB ~ 50dB (10Hz ~ 100kHz)
- Control Features:
- Enable
- Protection Features:
- Over Current, Over Temperature, Short Circuit, Under Voltage Lockout (UVLO)
- Operating Temperature:
- -40°C ~ 125°C (TJ)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 6-WSON (1.5x1.5)
TLV7113330DDSET FAQ
1.How can I place an order for TLV7113330DDSET through Aetrix?
Please submit a Request for Quotation (RFQ) for TLV7113330DDSET on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for TLV7113330DDSET reliable?
The price and inventory of TLV7113330DDSET are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for TLV7113330DDSET is usually 5 days.
3.What payment methods are accepted for TLV7113330DDSET?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for TLV7113330DDSET transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for TLV7113330DDSET?
TLV7113330DDSET orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your TLV7113330DDSET order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for TLV7113330DDSET?
For technical support, including TLV7113330DDSET datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your TLV7113330DDSET requirements.
6.How does Aetrix verify that TLV7113330DDSET is sourced from the original manufacturer or authorized distributors?
All TLV7113330DDSET products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that TLV7113330DDSET meets industry standards.
7.What is the process for return or replacement of TLV7113330DDSET?
All TLV7113330DDSET units undergo pre-shipment inspection (PSI). If there is an issue with TLV7113330DDSET, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The TLV7113330DDSET part is unused and in its original packaging.
Return procedure for TLV7113330DDSET:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
TLV7113330DDSET Tags
-
MIC5504-1.8YM5-TR
Microchip Technology
-
MIC5504-3.3YM5-TR
Microchip Technology
-
MIC5365-3.0YC5-TR
Microchip Technology
-
MIC5365-1.8YC5-TR
Microchip Technology
-
MIC5365-2.5YC5-TR
Microchip Technology
-
MIC5365-3.3YC5-TR
Microchip Technology
-
MIC5365-3.3YD5-TR
Microchip Technology
-
MIC5317-3.3YM5-TR
Microchip Technology
-
TLV1117LV33DCYR
Texas Instruments
-
MIC5317-3.3YMT-TZ
Microchip Technology
-
MIC5528-3.3YMT-TR
Microchip Technology
-
TLV75801PDRVR
Texas Instruments
Tech Hub
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
LDO regulator guide covering low dropout voltage, power dissipation, thermal design, PSRR, output noise, capacitor stability, adjustable LDO circuits, LDO vs buck converter and datasheet selection chec…
Conditional Access Module guide covering CAM meaning, CI/CI+ interface, smart card authorization, DVB security workflow, TV and set-top box compatibility, internal electronics, ESD protection, connecto…
Guide to electronic component obsolescence covering EOL risk, PCN/PDN notices, last-time buy planning, replacement options, form-fit-function validation, counterfeit risk and BOM lifecycle management.
18650 battery guide covering lithium-ion cell basics, 3.6V/3.7V voltage, 4.2V charging, mAh and Wh capacity, protected cells, chargers, BMS, series-parallel packs, holders, welding and sourcing checks.…
