Texas Instruments TLV9104IDR
- Part No.:
- TLV9104IDR
- Manufacturer:
- Texas Instruments
- Category:
- Instrumentation, Op Amps, Buffer Amps
- Package:
- 14-SOIC (0.154", 3.90mm Width)
- Datasheet:
-
TLV9104IDR.pdf
- Description:
- IC OPAMP GP 4 CIRCUIT 14SOIC
- Quantity:
- Payment:

- Shipping:

Inventory:7,531
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
TLV9104IDR from Texas Instruments is a quad-channel, rail-to-rail input/output operational amplifier optimized for low-power, precision signal conditioning in industrial and communications systems. It delivers 1.1-MHz gain-bandwidth, ±300 µV max input offset voltage, 120 µA per amplifier quiescent current, and operates from 2.7 V to 16 V single supply (±1.35 V to ±8 V dual). It is used in baseband unit (BBU) analog front-ends for sensor signal amplification and filtering.
For engineers reviewing the TLV9104IDR datasheet, TLV9104IDR pinout, TLV9104IDR application, or TLV9104IDR equivalent, this page provides verified electrical specifications, SOIC-14 package details, shutdown timing (tON = 11 µs, tOFF = 2.5 µs), rail-to-rail output swing (≤60 mV from rail at 16 V/10 kΩ), and real-world application context for optical modules and portable test equipment.
Technical Context
The TLV9104IDR integrates four independent high-precision op-amps sharing common supply rails and thermal substrate in a single SOIC-14 package. Its input stage supports rail-to-rail common-mode range (V– – 0.2 V to V+ + 0.2 V), enabling direct interfacing with ADCs and DACs operating near supply rails. The architecture includes internal EMI hardening (77 dB EMIRR at 1.8 GHz) and robust output drive (±80 mA short-circuit current).
Each channel features dedicated shutdown control via SHDN12 and SHDN34 pins, allowing grouped enable/disable of channels 1&2 or 3&4 with logic-level compatible thresholds (VIL ≤ V– + 0.2 V, VIH ≥ V– + 1.1 V). The device maintains 110 dB CMRR over –40°C to 125°C and exhibits low 0.6 µV/°C offset drift for stable DC performance in temperature-varying environments.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Gain-bandwidth product | 1.1 MHz - Enables stable unity-gain buffer or G = +10 amplification up to ~110 kHz without phase margin degradation. |
| Input offset voltage (max) | ±1.5 mV at 25°C - Limits DC error in precision sensor interfaces; typical ±300 µV improves accuracy in 12-bit+ systems. |
| Quiescent current per amp | 115–150 µA - Supports battery-powered portable test gear with four active channels drawing <600 µA total. |
| Slew rate | 4.5 V/µs - Sustains 10-V step response within 2 µs (0.1% settling) for fast transient signals in macro RRU monitoring. |
| Supply voltage range | 2.7 V to 16 V single supply - Powers directly from standard 3.3 V, 5 V, or 12 V rails without LDOs in industrial PLC I/O modules. |
| Output voltage swing | Within 60 mV of rails (16 V, 10 kΩ load) - Maximizes dynamic range when driving SAR ADCs with 0–VDD input ranges. |
| EMIRR performance | 77 dB at 1.8 GHz - Rejects cellular and Wi-Fi band noise in optical module transceivers without external filtering. |
Pinout & Package
TLV9104IDR is housed in a 14-pin SOIC package (body size 8.65 mm × 3.90 mm), RoHS-compliant, with exposed pad option not present in this variant. Pin 11 is V–, pin 4 is V+, and pins 6/7 are NC (no connect) - must remain unconnected per datasheet.
| Pin | Circuit Role | Design Meaning |
|---|---|---|
| 1 | OUT1 | Amplifier 1 output - drives external load; rail-to-rail swing enables full-scale signal delivery to downstream ADCs. |
| 2 | IN1– | Inverting input, channel 1 - accepts feedback network for closed-loop gain configuration (e.g., inverting amplifier). |
| 3 | IN1+ | Noninverting input, channel 1 - connects to sensor or reference; rail-to-rail CMVR allows direct tie to 0 V or VDD. |
| 4 | V+ | Positive supply - accepts 2.7–16 V; decoupling capacitor required within 1 cm for stability in high-frequency applications. |
| 5 | IN2+ | Noninverting input, channel 2 - isolated from channel 1 inputs; enables dual-sensor differential measurement without crosstalk. |
| 6 | NC | No connect - floating pin; must be left unconnected to avoid parasitic coupling or latch-up risk. |
| 7 | NC | No connect - same as pin 6; no internal connection; PCB trace must be omitted or terminated in keep-out zone. |
| 8 | OUT2 | Amplifier 2 output - shares V+/V– rails with other channels; layout requires separate output routing to prevent ground bounce. |
| 9 | IN2– | Inverting input, channel 2 - paired with IN2+ for instrumentation amplifier front-end configurations. |
| 10 | IN3– | Inverting input, channel 3 - supports multi-channel signal conditioning in BBU analog processing blocks. |
| 11 | V– | Negative supply - serves as reference for all four amplifiers; must be connected to system ground or negative rail. |
| 12 | IN3+ | Noninverting input, channel 3 - configured for high-impedance sensor interface; 10 pA bias current minimizes loading error. |
| 13 | IN4– | Inverting input, channel 4 - used in active filter stages; 28 nV/√Hz noise density preserves SNR in 10-kHz bandwidth apps. |
| 14 | OUT4 | Amplifier 4 output - drives analog output lines in appliance control panels; 80 mA short-circuit rating supports LED driver integration. |
Key Features
| Feature | Design Value |
|---|---|
| Rail-to-rail input and output | Enables direct interfacing with 0–3.3 V microcontroller ADCs and DACs without level-shifting circuitry. |
| Low quiescent current (120 µA/amp) | Reduces power budget in always-on portable test instruments - four channels draw only ~480 µA at 3.3 V. |
| High CMRR (110 dB) | Maintains signal integrity in noisy industrial environments where common-mode interference exceeds 1 Vpp. |
| Shutdown control (SHDN12/SHDN34) | Groups channels into two independently controllable banks, enabling dynamic power scaling in multi-stage signal chains. |
| Robust EMIRR (77 dB @ 1.8 GHz) | Eliminates need for external RF filters in 4G/5G remote radio units, reducing BOM count and board area. |
Applications
| Optical Module Transceiver | Portable Test Equipment |
|---|---|
|
Use Scenario: Amplifying photodiode current in SFP+ optical receiver front-end under varying temperature and supply conditions. IC Role / Device Role / Timing Role: Precision transimpedance amplifier (TIA) stage with rail-to-rail output driving ADC input. Use Value: ±300 µV offset and 0.6 µV/°C drift ensure <0.5% gain error across –40°C to 85°C, critical for calibrated optical power measurement. |
Use Scenario: Signal conditioning for handheld multimeter inputs measuring mV-level thermocouple outputs. IC Role / Device Role / Timing Role: Low-noise, low-drift instrumentation amplifier front-end with programmable gain. Use Value: 28 nV/√Hz noise density and 1.1-MHz GBW support accurate 100-Hz–10-kHz AC measurements without aliasing. |
| Macro Remote Radio Unit (RRU) | Home Appliance Control Panel |
|
Use Scenario: Monitoring PA bias current and temperature sensors in outdoor 4G LTE macro cell sites. IC Role / Device Role / Timing Role: Quad-channel analog monitor for multiple DC parameters with shared supply and thermal tracking. Use Value: Four independent amps in one SOIC-14 reduce component count by 75% vs discrete solutions while maintaining 125°C operation. |
Use Scenario: Interfacing touch-sensing electrodes and temperature sensors in smart oven control boards. IC Role / Device Role / Timing Role: Signal conditioner for capacitive touch inputs and NTC thermistor bridges. Use Value: 10 pA input bias current prevents touch electrode leakage errors; 2.7 V min supply enables direct use of 3.3 V LDO output. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar quad operational amplifier applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| OPA491IDR | Higher 4.5-MHz GBW, 1.2 mA IQ/amp, no shutdown pins | Better for wideband active filters; unsuitable for battery-powered shutdown modes | Choose OPA491IDR when bandwidth >2 MHz is required and power budget allows >4× higher current. |
| LMV324DR | Lower 1-MHz GBW, 120 µA IQ/amp, no rail-to-rail output, no shutdown | Cost-optimized general-purpose use; lacks precision and rail-swing needed for modern ADCs | Choose LMV324DR only for non-critical DC-coupled gain stages where 100-mV output headroom is acceptable. |
Compared with TLV9104IDR, OPA491IDR trades 3.7× higher power for 4× bandwidth and eliminates shutdown flexibility, while LMV324DR sacrifices rail-to-rail output and precision for lower cost - making TLV9104IDR the optimal balance for low-power, precision, multi-channel industrial sensing.
Availability
TLV9104IDR is available at Aetrix Electronics and suitable for optical module manufacturing, portable test equipment design, and macro RRU production requiring stable component supply across extended temperature ranges and long lifecycle commitments.
Supply support for TLV9104IDR includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Texas Instruments is a global semiconductor leader specializing in analog and embedded processing technologies, with decades of innovation in precision op-amps and signal-chain solutions.
The TLV910x family was designed specifically for low-power, high-precision industrial and communications applications - delivering rail-to-rail operation, low offset drift, and robust EMI immunity in compact packages.
FAQ
What is the maximum operating temperature for TLV9104IDR?
The TLV9104IDR is specified for continuous operation from –40°C to +125°C ambient temperature, validated per JEDEC JESD22-A108. This makes it suitable for deployment in macro RRU enclosures and industrial control cabinets where internal temperatures exceed 85°C. All key parameters - including offset voltage drift (±0.6 µV/°C) and CMRR (≥90 dB) - are guaranteed across this full range. Thermal resistance (RθJA = 105.2°C/W) ensures safe junction temperatures under typical SOIC-14 PCB layouts.
Does TLV9104IDR support single-supply operation?
Yes, TLV9104IDR fully supports single-supply operation from 2.7 V to 16 V, with rail-to-rail input and output capability. Its input common-mode range extends from V– – 0.2 V to V+ + 0.2 V, and output swings within 60 mV of both rails at 16 V/10 kΩ. This enables direct interfacing with 3.3 V or 5 V microcontrollers and ADCs without level shifters or dual supplies - a key advantage over legacy op-amps like LM324.
How does the shutdown function work on TLV9104IDR?
TLV9104IDR uses two dedicated shutdown pins: SHDN12 (pin 5) controls amplifiers 1 and 2, while SHDN34 (pin 6) controls amplifiers 3 and 4. A logic-low voltage (≤ V– + 0.2 V) enables the associated pair; a logic-high (≥ V– + 1.1 V) disables them. Enable time is 11 µs and disable time is 2.5 µs. During shutdown, output impedance rises to 10 GΩ || 12 pF, isolating downstream circuitry - critical for power-gated sensor nodes.
What is the typical input bias current of TLV9104IDR?
The TLV9104IDR has a typical input bias current of ±10 pA, with a maximum of ±20 pA over temperature. This ultra-low value minimizes voltage errors when driving high-impedance sources such as thermistors, piezoelectric sensors, or pH electrodes. For example, with a 1-MΩ source resistance, the resulting offset error remains below 20 µV - well within the ±300 µV input offset spec - ensuring accuracy in precision measurement front-ends.
Can TLV9104IDR drive capacitive loads?
Yes, TLV9104IDR is characterized for stable operation with capacitive loads up to 100 pF, as confirmed in the "Small-Signal Overshoot vs Capacitive Load" plot (Figure 6-28 of SBOS943E). At 20 pF, overshoot is <5%; at 100 pF, it remains <15%. For loads >100 pF, a series resistor (e.g., 10–50 Ω) between amplifier output and capacitance restores stability. This capability supports direct driving of ADC input capacitors and long PCB traces in BBU analog signal paths.
TLV9104IDR Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Texas Instruments
- Series:
- -
- Package/Case:
- 14-SOIC (0.154", 3.90mm Width)
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Amplifier Type:
- General Purpose
- Number of Circuits:
- 4
- Output Type:
- Rail-to-Rail
- Slew Rate:
- 4.5V/µs
- Gain Bandwidth Product:
- 1.1 MHz
- -3db Bandwidth:
- -
- Current - Input Bias:
- 10 pA
- Voltage - Input Offset:
- 300 µV
- Current - Supply:
- 115µA (x4 Channels)
- Current - Output / Channel:
- 80 mA
- Voltage - Supply Span (Min):
- 2.7 V
- Voltage - Supply Span (Max):
- 16 V
- Operating Temperature:
- -40°C ~ 125°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 14-SOIC
TLV9104IDR FAQ
1.How can I place an order for TLV9104IDR through Aetrix?
Please submit a Request for Quotation (RFQ) for TLV9104IDR on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for TLV9104IDR reliable?
The price and inventory of TLV9104IDR are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for TLV9104IDR is usually 5 days.
3.What payment methods are accepted for TLV9104IDR?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for TLV9104IDR transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for TLV9104IDR?
TLV9104IDR orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your TLV9104IDR order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for TLV9104IDR?
For technical support, including TLV9104IDR datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your TLV9104IDR requirements.
6.How does Aetrix verify that TLV9104IDR is sourced from the original manufacturer or authorized distributors?
All TLV9104IDR products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that TLV9104IDR meets industry standards.
7.What is the process for return or replacement of TLV9104IDR?
All TLV9104IDR units undergo pre-shipment inspection (PSI). If there is an issue with TLV9104IDR, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The TLV9104IDR part is unused and in its original packaging.
Return procedure for TLV9104IDR:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
TLV9104IDR Tags

-
LM358DT
STMicroelectronics

-
LM358DR
Texas Instruments

-
LM2904DR
Texas Instruments

-
LM358ADR
Texas Instruments
-
LM2904DGKR
Texas Instruments
-
LM324DR
Texas Instruments

-
MCP6006T-E/OT
Microchip Technology

-
MCP6006UT-E/OT
Microchip Technology

-
LM324PWR
Texas Instruments

-
LM2902PWR
Texas Instruments
-
LM2902DR
Texas Instruments

-
LM358P
Texas Instruments
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
