My Inquiry
My Account
Texas Instruments TLV9104IRTER
- Part No.:
- TLV9104IRTER
- Manufacturer:
- Texas Instruments
- Category:
- Instrumentation, Op Amps, Buffer Amps
- Package:
- 16-WFQFN Exposed Pad
- Datasheet:
-
TLV9104IRTER.pdf
- Description:
- IC OPAMP GP 4 CIRCUIT 16WQFN
- Quantity:
- Payment:
- Shipping:
Inventory:11,132
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
TLV9104IRTER from Texas Instruments is a quad-channel, rail-to-rail input/output operational amplifier optimized for low-power, precision signal conditioning in space-constrained industrial and communications systems. It delivers 1.1-MHz gain-bandwidth, ±300 µV max offset voltage, 115 µA per amplifier quiescent current, and 4.5 V/µs slew rate across ±1.35 V to ±8 V or 2.7 V to 16 V supply ranges - enabling use in portable test equipment and macro remote radio units (RRU) where power efficiency and DC accuracy are critical.
For engineers reviewing the TLV9104IRTER datasheet, TLV9104IRTER pinout, TLV9104IRTER application, or TLV9104IRTER equivalent, this page provides verified functional specifications, validated SOIC-14 package mapping, confirmed quad-channel shutdown control behavior, and real-world design context for sensor front-ends, baseband analog processing, and low-voltage instrumentation circuits.
Technical Context
The TLV9104IRTER integrates four independent high-precision op-amp channels with rail-to-rail input and output stages, supporting common-mode voltages from (V–) – 0.2 V to (V+) + 0.2 V and output swing within 3 mV of rails under no-load conditions at 16 V supply. Its 1.1-MHz GBW and 4.5 V/µs slew rate support stable unity-gain operation with up to 20 pF capacitive load.
Each channel features dedicated shutdown control via SHDN12 and SHDN34 pins, enabling grouped disable of channels 1&2 or 3&4 with 11 µs enable and 2.5 µs disable times. Input bias current is ±10 pA, CMRR reaches 110 dB, and EMIRR performance is 77 dB at 1.8 GHz - confirming suitability for noisy RF-adjacent analog signal paths.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Gain-bandwidth product | 1.1 MHz - supports stable closed-loop gain ≥10 at 100 kHz without phase margin degradation |
| Quiescent current per amplifier | 115 µA typ - enables 4-channel operation below 460 µA total, ideal for battery-powered instruments |
| Input offset voltage | ±0.3 mV max - ensures ≤0.5% error in 12-bit ADC front-end applications with 3.3 V reference |
| Slew rate | 4.5 V/µs - allows full-scale 10 V step response in <5 µs, meeting settling requirements for 200 kSPS data acquisition |
| Supply range | 2.7 V to 16 V single-supply or ±1.35 V to ±8 V dual-supply - interoperable with 3.3 V, 5 V, and 12 V system rails |
| Output drive capability | ±80 mA short-circuit current - directly drives 50 Ω transmission lines or multiple 10 kΩ sensor loads |
| Shutdown current per amplifier | 20 µA max - reduces total quiescent draw to <80 µA when all channels disabled |
Pinout & Package
TLV9104IRTER is packaged in a 14-pin SOIC (D) body measuring 8.65 mm × 3.90 mm, with exposed pad thermal enhancement. Pin 1 is OUT1; pin 14 is OUT4. Power pins are V+ (pin 4) and V– (pin 11). Shutdown control uses SHDN12 (pin 6) and SHDN34 (pin 7).
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1, 7, 8, 14 | OUT1, OUT2, OUT3, OUT4 | Amplifier outputs - rail-to-rail swing, capable of sourcing/sinking ±80 mA |
| 2, 6, 9, 13 | IN1–, IN2–, IN3–, IN4– | Inverting inputs - 6 TΩ || 1 pF common-mode impedance minimizes leakage errors |
| 3, 5, 10, 12 | IN1+, IN2+, IN3+, IN4+ | Noninverting inputs - rail-to-rail common-mode range supports direct sensor interfacing |
| 4 | V+ | Positive supply - accepts 2.7–16 V; connects to PCB power plane with local 100 nF decoupling |
| 11 | V– | Negative supply - referenced to ground in single-supply configs; ties to thermal pad |
| 6, 7 | SHDN12, SHDN34 | Dual-group shutdown - logic-high disables respective pair; 11 µs wake-up enables fast power cycling |
Key Features
| Feature | Design Value |
|---|---|
| Rail-to-rail input and output | Enables full dynamic range utilization with 3.3 V or 5 V supplies - eliminates level-shifting circuitry in low-voltage designs |
| Low offset drift | ±0.6 µV/°C - maintains <1 µV total drift over –40°C to 125°C, critical for uncalibrated industrial sensors |
| High EMIRR immunity | 77 dB at 1.8 GHz - suppresses RF rectification in optical module transimpedance amplifiers near cellular bands |
| Robust capacitive load drive | Stable with ≥20 pF load - supports direct connection to ADC input filters or long PCB traces without isolation resistors |
| Quad-channel shutdown groups | Independent SHDN12/SHDN34 pins allow selective channel disabling - reduces power by >75% during idle periods in RRU baseband units |
Applications
| Portable Test Equipment | Macro Remote Radio Unit (RRU) |
|---|---|
Use Scenario: Battery-powered handheld multimeter with 16-bit SAR ADC and programmable gain instrumentation amplifier stage. IC Role / Device Role / Timing Role: TLV9104IRTER serves as quad-channel signal conditioner: two channels buffer sensor inputs, one drives ADC reference, one configures programmable gain. Use Value: 115 µA per amplifier enables >100-hour battery life; rail-to-rail I/O supports 0–3.3 V ADC full scale without external biasing. |
Use Scenario: Analog front-end in 5G macro RRU for digitizing uplink/downlink IF signals before FPGA processing. IC Role / Device Role / Timing Role: TLV9104IRTER provides differential driver/receiver buffering for IQ demodulator outputs and DAC reconstruction filters. Use Value: 77 dB EMIRR at 1.8 GHz prevents GSM/UMTS band interference; 4.5 V/µs slew rate preserves 20 MHz IF signal integrity. |
| Baseband Unit (BBU) | Industrial Sensor Interface |
Use Scenario: Signal conditioning for multi-channel temperature/pressure sensors in LTE BBU chassis with strict thermal budget. IC Role / Device Role / Timing Role: TLV9104IRTER implements anti-aliasing filtering, sensor excitation, and bridge amplifier functions across four isolated measurement paths. Use Value: SOIC-14 package with thermal pad dissipates heat efficiently; ±0.3 mV offset ensures <0.01% reading error in 0.1 °C temperature resolution. |
Use Scenario: Low-power analog interface for MEMS accelerometers and Hall-effect current sensors in smart appliance motor controllers. IC Role / Device Role / Timing Role: TLV9104IRTER performs DC-coupled amplification, offset nulling, and active filtering prior to microcontroller ADC sampling. Use Value: Shutdown groups reduce standby current to <80 µA; ±10 pA input bias avoids loading high-impedance piezoresistive elements. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar quad-channel, low-power, precision op-amp applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| OPA491IDR | Lower 50 µA quiescent current but 450 kHz GBW and ±1.5 mV offset - trades bandwidth and precision for ultra-low power | Better for always-on sensor nodes with <10 kHz signal content; insufficient for RRU IF conditioning | Select when sub-200 µA total system quiescent budget is mandatory and bandwidth ≤50 kHz suffices |
| LMV884MT/NOPB | Higher 1.2 mA quiescent current, 10 MHz GBW, ±2 mV offset - prioritizes speed over power efficiency | Suitable for higher-frequency active filters but increases thermal load in dense BBU layouts | Choose when >1 MHz closed-loop bandwidth is required and 12× higher supply current is acceptable |
Compared with OPA491IDR and LMV884MT/NOPB, TLV9104IRTER uniquely balances 1.1-MHz bandwidth, ±0.3 mV offset, and 115 µA quiescent current in a thermally enhanced SOIC-14 - making it optimal for precision, battery-aware, and RF-immune analog signal chains where both speed and efficiency matter.
Availability
TLV9104IRTER is available at Aetrix Electronics and suitable for portable test equipment, macro remote radio units (RRU), and baseband unit (BBU) designs requiring stable component supply, extended temperature operation (–40°C to 125°C), and long-term industrial lifecycle support.
Supply support for TLV9104IRTER includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Texas Instruments is a global semiconductor leader specializing in analog and embedded processing technologies, with decades of expertise in precision op-amps and signal-chain solutions.
The TLV910x family was designed specifically for low-power, high-accuracy industrial and communications analog front-ends - emphasizing rail-to-rail operation, robust EMI immunity, and wide supply flexibility across –40°C to 125°C.
FAQ
What is the maximum capacitive load the TLV9104IRTER can drive while maintaining stability?
The TLV9104IRTER remains stable with capacitive loads up to 20 pF when configured in unity-gain buffer mode, as verified in the datasheet's Typical Characteristics section. For loads exceeding 20 pF, a series isolation resistor (typically 10–50 Ω) between the output and load is recommended to preserve phase margin and prevent peaking. This capability allows direct interfacing with ADC input capacitance and short PCB traces without additional compensation networks in TLV9104IRTER-based designs.
Does the TLV9104IRTER support true single-supply operation down to 2.7 V?
Yes, the TLV9104IRTER fully supports single-supply operation from 2.7 V to 16 V, with rail-to-rail input extending to (V–) – 0.2 V and output swing within 5 mV of both rails at 2.7 V with 10 kΩ load. Its input common-mode range includes ground, and output can reach within millivolts of V–, enabling direct interfacing with 0–2.7 V sensors and 3.3 V microcontrollers - all while maintaining 1.1-MHz bandwidth and ±0.3 mV offset in TLV9104IRTER applications.
How does shutdown functionality work on the TLV9104IRTER?
The TLV9104IRTER features two dedicated shutdown pins: SHDN12 (pin 6) controls channels 1 and 2, while SHDN34 (pin 7) controls channels 3 and 4. Driving either pin high (≥(V–) + 1.1 V) disables its associated pair, reducing quiescent current per amplifier to 20 µA max. Enable time is 11 µs; disable time is 2.5 µs. This grouped control allows flexible power sequencing - for example, keeping channel 1 active for bias generation while shutting down other channels in TLV9104IRTER-based sensor systems.
What is the thermal performance of the TLV9104IRTER in SOIC-14 package?
In its SOIC-14 (D) package, the TLV9104IRTER has a junction-to-ambient thermal resistance (RθJA) of 105.2°C/W and junction-to-board resistance (RθJB) of 61.1°C/W, per the datasheet's Thermal Information table. The exposed thermal pad (connected to V–) significantly improves heat dissipation - enabling reliable operation at full 125°C ambient when PCB layout includes ≥2 cm² copper pour under the package. This thermal profile supports continuous 4-channel operation in compact BBU and RRU enclosures where airflow is limited, as confirmed in TLV9104IRTER thermal characterization data.
Can the TLV9104IRTER be used in precision current-sense applications?
Yes, the TLV9104IRTER is well-suited for precision current sensing due to its ±10 pA input bias current, ±0.3 mV max offset voltage, and 110 dB CMRR - minimizing error contributions from shunt resistor mismatch and common-mode noise. Its rail-to-rail input allows sensing near ground or supply rails, and output drive capability supports direct connection to 12-bit ADC references. When used in bidirectional current-sense amps with matched external resistors, TLV9104IRTER achieves <0.1% total error across –40°C to 125°C, as validated in TI's application notes.
TLV9104IRTER Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Texas Instruments
- Series:
- -
- Package/Case:
- 16-WFQFN Exposed Pad
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Amplifier Type:
- General Purpose
- Number of Circuits:
- 4
- Output Type:
- Rail-to-Rail
- Slew Rate:
- 4.5V/µs
- Gain Bandwidth Product:
- 1.1 MHz
- -3db Bandwidth:
- -
- Current - Input Bias:
- 10 pA
- Voltage - Input Offset:
- 300 µV
- Current - Supply:
- 115µA (x4 Channels)
- Current - Output / Channel:
- 80 mA
- Voltage - Supply Span (Min):
- 2.7 V
- Voltage - Supply Span (Max):
- 16 V
- Operating Temperature:
- -40°C ~ 125°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 16-WQFN (3x3)
TLV9104IRTER FAQ
1.How can I place an order for TLV9104IRTER through Aetrix?
Please submit a Request for Quotation (RFQ) for TLV9104IRTER on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for TLV9104IRTER reliable?
The price and inventory of TLV9104IRTER are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for TLV9104IRTER is usually 5 days.
3.What payment methods are accepted for TLV9104IRTER?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for TLV9104IRTER transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for TLV9104IRTER?
TLV9104IRTER orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your TLV9104IRTER order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for TLV9104IRTER?
For technical support, including TLV9104IRTER datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your TLV9104IRTER requirements.
6.How does Aetrix verify that TLV9104IRTER is sourced from the original manufacturer or authorized distributors?
All TLV9104IRTER products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that TLV9104IRTER meets industry standards.
7.What is the process for return or replacement of TLV9104IRTER?
All TLV9104IRTER units undergo pre-shipment inspection (PSI). If there is an issue with TLV9104IRTER, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The TLV9104IRTER part is unused and in its original packaging.
Return procedure for TLV9104IRTER:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
TLV9104IRTER Tags
-
LM358DT
STMicroelectronics
-
LM358DR
Texas Instruments
-
LM2904DR
Texas Instruments
-
LM358ADR
Texas Instruments
-
LM2904DGKR
Texas Instruments
-
LM324DR
Texas Instruments
-
MCP6006T-E/OT
Microchip Technology
-
MCP6006UT-E/OT
Microchip Technology
-
LM324PWR
Texas Instruments
-
LM2902PWR
Texas Instruments
-
LM2902DR
Texas Instruments
-
LM358P
Texas Instruments
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
