Texas Instruments TM248NBK36R-80
- Part No.:
- TM248NBK36R-80
- Manufacturer:
- Texas Instruments
- Category:
- Controllers
- Package:
- -
- Datasheet:
-
TM248NBK36R-80.pdf
- Description:
- DRAM MODULE, 2MX36, 80NS
- Quantity:
- Payment:

- Shipping:

Inventory:2,048
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
TM248NBK36R-80 from Texas Instruments is a 2,097,152 × 36-bit dynamic RAM module (SIMM) in a 72-pin leadless single in-line package, designed for high-density memory expansion in industrial workstations and embedded computing systems requiring 5-V TTL-compatible DRAM with parity support and enhanced page-mode operation. It integrates sixteen 4-Mbit TMS44400DJ DRAMs and two 4-Mbit TMS44460DJ Quad-CAS DRAMs on a decoupled substrate.
For engineers reviewing the TM248NBK36R-80 datasheet, TM248NBK36R-80 pinout, TM248NBK36R-80 application, or TM248NBK36R-80 equivalent, key selection criteria include RAS access time (80 ns), 16-ms refresh interval, presence detect pins (PD1–PD4), CAS-before-RAS (CBR) refresh capability, and compatibility with 72-pin SIMM sockets supporting 36-bit data width and parity.
Technical Context
The TM248NBK36R-80 implements a double-sided 72-pin SIMM architecture with four independent 2,097,152 × 9-bit memory blocks-each block using nine DRAMs (eight TMS44400DJ + one TMS44460DJ) to deliver 36-bit data plus parity. Row-address strobes RAS2/RAS3 and column-address strobes CAS0–CAS3 are assigned per side to enable interleaved access across both sides.
It supports three timing modes: standard random access (tRAC = 80 ns), page-mode read/write (tPC = 50 ns), and CBR refresh (tREF = 16 ms). All inputs/outputs are fully TTL-compatible, with 3-state outputs controlled by CAS and W signals, and common I/O lines shared across DQ0–DQ35 under early-write-cycle protocol to avoid bus contention.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Memory Organization | 2,097,152 × 36-bit (four × 2,097,152 × 9-bit blocks with parity) |
| RAS Access Time (tRAC) | 80 ns - defines maximum latency from RAS assertion to valid data output |
| Page-Mode Cycle Time (tPC) | 50 ns - enables faster sequential access within same row, reducing average latency |
| Refresh Interval | 16 ms (1024 cycles) - meets JEDEC-standard DRAM refresh requirement without external controller intervention |
| Supply Voltage | 5 V ±10% - compatible with legacy 5-V logic systems and socketed memory subsystems |
| Operating Temperature | 0°C to 70°C - rated for commercial/industrial ambient environments, not extended or automotive grade |
| Presence Detect Pins | PD1–PD4 (pins 67–70) - provide socket-level identification of module capacity and speed grade (80 ns) |
Pinout & Package
72-pin leadless single in-line memory module (SIMM), BK-series double-sided construction with tin-lead (solder) contact tabs; substrate includes integrated decoupling capacitors and gold-plated nickel underlayer for reliable socket mating.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| A0–A9 | Address Inputs | 10-bit row/column address multiplexing for 1M-word addressing per DRAM bank |
| CAS0–CAS3 | Column-Address Strobe | Four independent CAS lines control column access across four 9-bit data blocks |
| RAS0–RAS3 | Row-Address Strobe | RAS0/RAS1 for Side 1; RAS2/RAS3 for Side 2 - enables dual-side interleaving |
| DQ0–DQ35 | Data In/Out (36-bit + parity) | Common I/O bus with 3-state control; bit 9 of each 9-bit block used for parity |
| W | Write Enable | Active-low signal enabling write cycles; requires tWCS = 0 ns setup relative to CAS low |
| PD1–PD4 | Presence Detect | Fixed-voltage encoding (VSS/NC) on pins 67–70 identifies 80 ns speed grade and 2M×36 configuration |
| VCC / VSS | Power / Ground | Single 5-V supply; multiple VCC/VSS pins distributed for noise suppression and current sharing |
Key Features
| Feature | Design Value |
|---|---|
| Double-Sided SIMM Architecture | Enables 2M×36-bit density using 18 DRAMs (16× TMS44400DJ + 2× TMS44460DJ) without increasing footprint |
| Quad-CAS Block Partitioning | Four independent CAS-controlled 9-bit blocks allow concurrent column access across memory banks |
| CAS-Before-RAS (CBR) Refresh | Reduces refresh overhead by embedding refresh in normal access cycles - no dedicated RAS-only cycles required |
| Enhanced Page Mode | Supports tPC = 50 ns page cycles, improving throughput for burst-access patterns typical in graphics and DSP buffers |
| TTL-Compatible Interface | Full 5-V TTL voltage thresholds (VIH ≥ 2.4 V, VIL ≤ 0.8 V) ensure interoperability with legacy controllers and bus drivers |
Applications
| Workstation Memory Expansion | Industrial Control HMI Buffer |
|---|---|
Use Scenario: Adding main memory to 1990s-era x86-based engineering workstations requiring 36-bit wide data path with parity checking. IC Role / Device Role / Timing Role: Primary DRAM module providing system RAM; operates under CPU-generated RAS/CAS/W timing with CBR refresh managed by chipset. Use Value: Delivers 8 MB total capacity (2,097,152 × 36 bits) with 80 ns tRAC and built-in presence detect for automatic BIOS configuration. | Use Scenario: Frame buffer and program storage in programmable logic controller (PLC) human-machine interface units with VGA or monochrome LCD output. IC Role / Device Role / Timing Role: Dual-role memory: video line buffer (page-mode optimized) and firmware/data store (random-access mode). Use Value: 50 ns tPC enables rapid pixel streaming; parity support detects memory corruption in safety-critical control data. |
| Legacy Network Router Packet Buffer | Test Equipment Data Acquisition Memory |
Use Scenario: Temporary packet storage in mid-1990s ATM or FDDI backbone routers where bursty traffic demands fast sequential access. IC Role / Device Role / Timing Role: High-bandwidth buffer interfaced to ASIC-based DMA controller using RAS-only and CBR refresh modes. Use Value: 16 ms refresh interval meets JEDEC compliance; tRAC = 80 ns ensures deterministic latency for QoS-sensitive forwarding decisions. | Use Scenario: Real-time waveform capture buffer in digital oscilloscopes and logic analyzers requiring deep memory with deterministic access. IC Role / Device Role / Timing Role: High-speed acquisition memory mapped to processor bus; uses early-write cycles to prevent DQ bus contention during trigger-driven capture. Use Value: 36-bit width supports parallel sampling across multiple channels; presence detect (PD1–PD4) enables auto-calibration of memory depth settings. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar DRAM module applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| TM248NBK36B-80 | Gold-tabbed contact version; identical electrical specs, timing, and pinout | Preferred for high-reliability sockets with repeated insertion cycles; higher contact durability | Select when long-term socket mating stability is critical; otherwise TM248NBK36R-80 offers lower cost and solder-reflow compatibility |
| TM124MBK36R-80 | Half capacity (1,048,576 × 36-bit); uses eight TMS44400DJ + one TMS44460DJ | Suitable for space-constrained designs or systems requiring only 4 MB; shares same 72-pin SIMM form factor | Choose when board layout or BOM cost constraints limit memory density; not interchangeable without BIOS/firmware update |
Compared with TM248NBK36B-80, the TM248NBK36R-80 offers identical performance with solder-tab contacts for reflow assembly, while TM124MBK36R-80 provides a pin-compatible but lower-density alternative for capacity-downgraded configurations - all three share the same timing envelope and presence-detect coding scheme.
Availability
TM248NBK36R-80 is available at Aetrix Electronics and suitable for industrial control HMIs, legacy workstation upgrades, and test equipment memory expansion requiring stable component supply, long-lifecycle support, and verified 72-pin SIMM compatibility.
Supply support for TM248NBK36R-80 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Texas Instruments is a U.S.-based semiconductor manufacturer founded in 1930, specializing in analog, embedded processing, and memory solutions for industrial, communications, and computing markets.
The TM248NBK36R-80 belongs to TI's BK-series SIMM product line, developed in the early 1990s to deliver standardized, socket-compatible DRAM modules for PC/AT-class systems and industrial computers requiring parity-checked, high-density memory with simplified board-level integration.
FAQ
What is the memory capacity and organization of the TM248NBK36R-80?
The TM248NBK36R-80 is organized as 2,097,152 words × 36 bits, delivering 8 MB total capacity. It comprises four independent 2,097,152 × 9-bit blocks - each block using eight 4-Mbit TMS44400DJ DRAMs and one 4-Mbit TMS44460DJ Quad-CAS DRAM - with bit 9 in each 9-bit group allocated for parity. This structure is implemented across a double-sided 72-pin SIMM substrate.
Does the TM248NBK36R-80 support CBR (CAS-before-RAS) refresh?
Yes, the TM248NBK36R-80 fully supports CAS-before-RAS (CBR) refresh mode, as confirmed in its functional description and timing specifications. CBR refresh allows the memory controller to embed refresh cycles within normal read/write operations by asserting CAS before RAS, eliminating the need for dedicated RAS-only refresh cycles and reducing system overhead. The tREF interval remains 16 ms regardless of refresh method.
How does the TM248NBK36R-80 differ from the TM124MBK36R-80?
The TM248NBK36R-80 provides double the memory capacity (8 MB vs. 4 MB) and uses a double-sided PCB layout with sixteen TMS44400DJ and two TMS44460DJ DRAMs, whereas the TM124MBK36R-80 is single-sided with eight TMS44400DJ and one TMS44460DJ. Both share identical 72-pin SIMM packaging, timing (80 ns tRAC), presence detect coding, and electrical interface - but they are not drop-in replacements due to differing RAS/CAS mapping and capacity detection.
What is the purpose of the PD1–PD4 pins on the TM248NBK36R-80?
The PD1–PD4 pins (pins 67–70) on the TM248NBK36R-80 implement presence detect functionality to communicate module identity to the host system. For the -80 speed grade, the datasheet specifies fixed connections: PD1 = VSS, PD2 = VSS, PD3 = NC, PD4 = VSS. This unique voltage pattern allows BIOS or memory controller firmware to automatically detect both the 2M×36 capacity and 80 ns speed rating without manual configuration.
Is the TM248NBK36R-80 compatible with standard 72-pin SIMM sockets?
Yes, the TM248NBK36R-80 is mechanically and electrically compatible with industry-standard 72-pin leadless SIMM sockets designed for 5-V, 36-bit-wide memory modules. Its BK-series double-sided construction, 0.05-inch substrate thickness, nickel/tin-lead contact plating, and pinout conform to JEDEC MO-XX specifications for 72-pin SIMMs. Socket compatibility assumes proper support for presence detect decoding and CBR refresh timing.
TM248NBK36R-80 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Texas Instruments
- Series:
- *
- Package/Case:
- -
- Packaging:
- Bulk
- Product Status:
- Active
- Controller Type:
- -
- Voltage - Supply:
- -
- Operating Temperature:
- -
- Mounting Type:
- -
- Supplier Device Package:
- -
TM248NBK36R-80 FAQ
1.How can I place an order for TM248NBK36R-80 through Aetrix?
Please submit a Request for Quotation (RFQ) for TM248NBK36R-80 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for TM248NBK36R-80 reliable?
The price and inventory of TM248NBK36R-80 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for TM248NBK36R-80 is usually 5 days.
3.What payment methods are accepted for TM248NBK36R-80?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for TM248NBK36R-80 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for TM248NBK36R-80?
TM248NBK36R-80 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your TM248NBK36R-80 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for TM248NBK36R-80?
For technical support, including TM248NBK36R-80 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your TM248NBK36R-80 requirements.
6.How does Aetrix verify that TM248NBK36R-80 is sourced from the original manufacturer or authorized distributors?
All TM248NBK36R-80 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that TM248NBK36R-80 meets industry standards.
7.What is the process for return or replacement of TM248NBK36R-80?
All TM248NBK36R-80 units undergo pre-shipment inspection (PSI). If there is an issue with TM248NBK36R-80, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The TM248NBK36R-80 part is unused and in its original packaging.
Return procedure for TM248NBK36R-80:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
TM248NBK36R-80 Tags

-
BQ2201SN-N
Texas Instruments

-
DS1314S+
Analog Devices Inc./Maxim Integrated
-
BQ2205LYPW
Texas Instruments
-
MXD1210CSA+
Analog Devices Inc./Maxim Integrated

-
MXD1210CPA+
Analog Devices Inc./Maxim Integrated

-
4RCD0232KC1ATG
Renesas
-
DS1312S-2+
Analog Devices Inc./Maxim Integrated
-
DS1314S-2+T&R
Analog Devices Inc./Maxim Integrated

-
DS1321S+
Analog Devices Inc./Maxim Integrated

-
DS1312S+
Analog Devices Inc./Maxim Integrated
-
MXD1210ESA+
Analog Devices Inc./Maxim Integrated

-
DS1321E+
Analog Devices Inc./Maxim Integrated
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
