Texas Instruments TM4C123BH6PMIR
- Part No.:
- TM4C123BH6PMIR
- Manufacturer:
- Texas Instruments
- Category:
- Microcontrollers
- Package:
- 64-LQFP
- Datasheet:
-
TM4C123BH6PMIR.pdf
- Description:
- IC MCU 32BIT 256KB FLASH 64LQFP
- Quantity:
- Payment:

- Shipping:

Inventory:3,226
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
TM4C123BH6PMIR from Texas Instruments is an ARM Cortex-M4F-based microcontroller with 256 KB flash, 32 KB SRAM, and integrated peripherals including USB 2.0 OTG, 8× PWM generators, 2× CAN controllers, and a 12-bit 1-MSPS ADC. It operates at up to 80 MHz and supports -40°C to +85°C industrial temperature range in a 64-pin LQFP package. It serves as a main system controller in motor control, industrial automation, and embedded HMI applications.
For engineers reviewing the TM4C123BH6PMIR datasheet, TM4C123BH6PMIR pinout, TM4C123BH6PMIR application, or TM4C123BH6PMIR equivalent, key selection considerations include its integrated USB PHY, dual CAN 2.0B support, hibernation module with RTC and battery-backed memory, and hardware floating-point unit for real-time signal processing tasks.
Technical Context
The TM4C123BH6PMIR integrates an ARM Cortex-M4F core with single-precision FPU, 256 KB on-chip flash (with error correction), and 32 KB SRAM. Its system-level integration includes a 200-MHz system clock via PLL, configurable GPIOs with slew-rate control, and a μDMA controller supporting 32 channels with scatter-gather capability.
Peripherals include two independent CAN 2.0B controllers with message objects, eight 16/32-bit general-purpose timers with PWM and capture modes, and a 12-bit ADC with four sample sequencers and hardware averaging. Debug is supported via SWD/JTAG with serial wire trace and real-time watchpoints.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| CPU Core | ARM Cortex-M4F with hardware FPU - enables deterministic floating-point math for motor control and sensor fusion without software emulation overhead. |
| Max Clock Speed | 80 MHz - delivers 100+ DMIPS performance suitable for real-time closed-loop control with low latency interrupt response. |
| Flash / SRAM | 256 KB flash (ECC-enabled), 32 KB SRAM - sufficient for bootloader, application code, and real-time data buffers in standalone embedded systems. |
| ADC | 12-bit, 1-MSPS, 12-channel with 4 sequencers - supports simultaneous sampling of multiple analog sensors (e.g., current, voltage, temperature) in power electronics. |
| Communication | 2× CAN 2.0B, USB 2.0 OTG (with internal PHY), 8× UART, 2× I²C, 2× SPI - enables robust fieldbus connectivity and host interface without external transceivers or PHY chips. |
| Timers & PWM | 8× 16/32-bit GPTMs, 16× PWM outputs - provides precise timing for 3-phase motor commutation, LED dimming, and encoder counting with dead-band insertion. |
| Operating Temp | -40°C to +85°C - qualified for industrial environments including factory automation, HVAC controls, and outdoor gateways. |
Pinout & Package
TM4C123BH6PMIR is housed in a 64-pin LQFP (10 mm × 10 mm, 0.5 mm pitch) package with exposed thermal pad. Pin functions are defined per TI SPMS368E datasheet Rev E (June 2014), with dedicated VDD/VSS pairs, JTAG/SWD debug pins, and multiplexed peripheral signals routed to GPIO banks A–K.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VDD, VDDA, VDDC | Power supply inputs | Separate domains for digital core (VDD), analog (VDDA), and USB PHY (VDDC) - enable noise isolation and stable ADC/USB operation. |
| PD0/PD1 | UART0 I/O | Default UART0 TX/RX pins - usable for console debug or host communication without remapping; supports auto-baud detection. |
| PA0–PA5 | USB0 I/O | D+/D−, ID, VBUS, NFAULT, EPEN - full USB OTG functionality with integrated transceiver and session detection logic. |
| PF0–PF4 | GPIO / NMI / SW2 | Multi-function bank including non-maskable interrupt input and user pushbutton - supports wake-from-hibernate and critical fault signaling. |
| TCK/TMS/TDO/TDI | JTAG/SWD debug | Standard 4-pin SWD interface - allows programming and real-time debugging using TI XDS110 or CMSIS-DAP compliant tools. |
Key Features
| Feature | Design Value |
|---|---|
| Hibernation Module | Retains RTC, battery-backed RAM (2 KB), and wake-on-external-interrupt while drawing ≤1.7 µA - extends battery life in remote monitoring nodes. |
| Integrated USB PHY | On-die USB 2.0 OTG transceiver with VBUS sensing and session request - eliminates need for external USB PHY IC and reduces BOM count. |
| Dual CAN Controllers | Two independent CAN 2.0B modules with 32 message objects each - supports redundant bus architectures or multi-node gateway routing without external CAN controllers. |
| Hardware μDMA | 32-channel controller with scatter-gather support - offloads CPU during ADC sampling, UART streaming, or PWM waveform generation, reducing ISR latency. |
| Peripheral Gate Control | Run-time clock gating per peripheral block - enables dynamic power scaling by disabling unused modules (e.g., disable ADC during sleep without resetting configuration). |
Applications
| Industrial Motor Control | Building Automation Gateway |
|---|---|
|
Use Scenario: Closed-loop control of BLDC motors in HVAC blowers and conveyor drives using hall-effect or encoder feedback. IC Role / Device Role / Timing Role: Main real-time controller executing FOC algorithms, generating 6-channel complementary PWM with dead-time, and sampling current/voltage via synchronized ADC triggers. Use Value: Integrated FPU and PWM modules reduce external component count; hibernation mode enables low-power standby between operational cycles. |
Use Scenario: Protocol translation hub connecting BACnet MS/TP field devices to Ethernet/IP or cloud MQTT endpoints in smart buildings. IC Role / Device Role / Timing Role: Dual-CAN and UART interfaces handle legacy fieldbus traffic, while USB and Ethernet MAC (via external PHY) manage upstream connectivity. Use Value: On-chip CAN controllers eliminate external transceivers; 256 KB flash accommodates dual firmware images for secure over-the-air updates. |
| Portable Medical Device | Smart Energy Meter |
|
Use Scenario: Battery-powered patient monitor aggregating ECG, SpO₂, and temperature data with local display and BLE gateway interface. IC Role / Device Role / Timing Role: System-on-chip managing analog front-end acquisition, real-time waveform analysis, and low-power hibernation between measurements. Use Value: 12-bit ADC with hardware averaging improves SNR for biopotential signals; hibernation module preserves RTC and context on coin-cell backup. |
Use Scenario: DIN-rail mounted meter performing active/reactive energy calculation, tamper detection, and PLC/G3-PLC communication over power lines. IC Role / Device Role / Timing Role: High-accuracy metrology engine interfacing with external sigma-delta ADCs and driving isolated PLC modems via SPI/UART. Use Value: Dual CAN supports utility-side diagnostics and firmware updates; 80-MHz CPU handles real-time harmonic analysis and tariff switching logic. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar microcontroller applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| STM32F407VGT6 | ARM Cortex-M4F @ 168 MHz, 1 MB flash, no integrated USB PHY, requires external transceiver; lacks hibernation module with battery-backed RAM. | Better raw performance and memory, but higher power in low-duty-cycle applications; no native USB device stack without external PHY. | Select when higher clock speed and larger code footprint are required, and USB is not needed or can be added externally. |
| RA4M1 (R7FA4M1AB3CFP) | ARM Cortex-M4F @ 48 MHz, 256 KB flash, 32 KB SRAM, integrated USB FS PHY, no CAN; supports TrustZone but no hibernation RTC. | Lower power in active mode, certified for functional safety (IEC 61508), but lacks CAN and deep-sleep retention features critical for industrial field devices. | Select for safety-critical applications where CAN is unnecessary and USB is primary interface; verify RTC persistence requirements. |
Compared with STM32F407VGT6 and RA4M1, the TM4C123BH6PMIR uniquely combines industrial-grade CAN, integrated USB PHY, and hibernation with battery-backed RAM - making it optimal for cost-sensitive, low-power, fieldbus-connected edge controllers where PCB space and BOM simplicity are critical.
Availability
TM4C123BH6PMIR is available at Aetrix Electronics and suitable for industrial motor control, building automation gateways, portable medical monitors, and smart energy meters requiring stable component supply across extended product lifecycles.
Supply support for TM4C123BH6PMIR includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Texas Instruments is a global semiconductor company headquartered in Dallas, Texas, specializing in analog, embedded processing, and wireless technologies with decades of automotive and industrial qualification experience.
The TM4C123BH6PMIR belongs to TI's Tiva C Series microcontrollers, designed specifically for cost-effective, real-time control applications demanding integrated connectivity (CAN, USB), analog precision, and low-power hibernation in harsh environments.
FAQ
What is the maximum operating frequency of the TM4C123BH6PMIR?
The TM4C123BH6PMIR operates at a maximum system clock frequency of 80 MHz, achieved using an internal PLL that multiplies the input crystal or oscillator frequency. This speed delivers over 100 DMIPS of performance and supports real-time execution of control loops, communication stacks, and signal processing routines without external acceleration. The TM4C123BH6PMIR maintains timing integrity across its full industrial temperature range (-40°C to +85°C).
Does the TM4C123BH6PMIR include an integrated USB physical layer?
Yes, the TM4C123BH6PMIR integrates a full-speed USB 2.0 OTG physical layer (PHY) with D+/D− transceivers, VBUS sensing, and session request logic. This eliminates the need for an external USB PHY chip, reducing bill-of-materials cost and PCB area. The TM4C123BH6PMIR supports both device and host roles and is compatible with standard USB device class drivers on Windows, Linux, and macOS platforms.
How much SRAM and flash memory does the TM4C123BH6PMIR provide?
The TM4C123BH6PMIR includes 32 KB of on-chip SRAM and 256 KB of on-chip flash memory. The flash memory implements error-correcting code (ECC) for enhanced reliability in industrial environments, and both memory blocks are accessible via the processor's unified memory map. This memory configuration supports complex firmware with real-time task scheduling, communication protocol stacks, and local data buffering - all within a single-chip solution.
What communication interfaces are available on the TM4C123BH6PMIR?
The TM4C123BH6PMIR provides two CAN 2.0B controllers, eight UARTs, two I²C modules, two SPI modules, and one USB 2.0 OTG interface. Each CAN controller supports 32 message objects and programmable filtering, enabling robust fieldbus networking. The UARTs support IrDA, ISO 7816, and modem handshaking, while the USB interface includes an integrated PHY. These interfaces allow the TM4C123BH6PMIR to serve as a central protocol gateway in heterogeneous embedded systems.
Is the TM4C123BH6PMIR suitable for low-power applications?
Yes, the TM4C123BH6PMIR includes a dedicated hibernation module with real-time clock (RTC), 2 KB of battery-backed SRAM, and wake-on-external-interrupt capability. In hibernate mode, it draws as little as 1.7 µA from a backup coin cell while retaining critical state. Combined with run-time clock gating and multiple sleep modes (sleep, deep-sleep, hibernate), the TM4C123BH6PMIR delivers optimized energy efficiency for battery-operated and energy-harvesting applications.
TM4C123BH6PMIR Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Texas Instruments
- Package/Case:
- 64-LQFP
- Series:
- Tiva™ C
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Programmable:
- Not Verified
- Core Processor:
- ARM® Cortex®-M4F
- Core Size:
- 32-Bit Single-Core
- Speed:
- 80MHz
- Connectivity:
- CANbus, I2C, IrDA, Microwire, QEI, SPI, SSI, UART/USART
- Peripherals:
- Brown-out Detect/Reset, DMA, Motion PWM, POR, WDT
- Number of I/O:
- 43
- Program Memory Size:
- 256KB (256K x 8)
- Program Memory Type:
- FLASH
- EEPROM Size:
- 2K x 8
- RAM Size:
- 32K x 8
- Voltage - Supply (Vcc/Vdd):
- 1.08V ~ 3.63V
- Data Converters:
- A/D 12x12b
- Oscillator Type:
- Internal
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
TM4C123BH6PMIR FAQ
1.How can I place an order for TM4C123BH6PMIR through Aetrix?
Please submit a Request for Quotation (RFQ) for TM4C123BH6PMIR on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for TM4C123BH6PMIR reliable?
The price and inventory of TM4C123BH6PMIR are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for TM4C123BH6PMIR is usually 5 days.
3.What payment methods are accepted for TM4C123BH6PMIR?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for TM4C123BH6PMIR transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for TM4C123BH6PMIR?
TM4C123BH6PMIR orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your TM4C123BH6PMIR order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for TM4C123BH6PMIR?
For technical support, including TM4C123BH6PMIR datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your TM4C123BH6PMIR requirements.
6.How does Aetrix verify that TM4C123BH6PMIR is sourced from the original manufacturer or authorized distributors?
All TM4C123BH6PMIR products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that TM4C123BH6PMIR meets industry standards.
7.What is the process for return or replacement of TM4C123BH6PMIR?
All TM4C123BH6PMIR units undergo pre-shipment inspection (PSI). If there is an issue with TM4C123BH6PMIR, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The TM4C123BH6PMIR part is unused and in its original packaging.
Return procedure for TM4C123BH6PMIR:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
TM4C123BH6PMIR Tags

-
ATTINY4-TSHR
Microchip Technology

-
ATTINY10-TSHR
Microchip Technology

-
ATTINY10-TS8R
Microchip Technology

-
ATTINY202-SSNR
Microchip Technology

-
ATTINY202-SSFR
Microchip Technology

-
ATTINY402-SSNR
Microchip Technology

-
PIC16F15213T-I/MF
Microchip Technology

-
PIC16F15213-E/MF
Microchip Technology

-
PIC10F200T-I/OT
Microchip Technology

-
ATTINY412-SSNR
Microchip Technology

-
PIC10F202T-I/OT
Microchip Technology

-
ATTINY404-SSNR
Microchip Technology
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

