Texas Instruments TM4C123BH6PZI
- Part No.:
- TM4C123BH6PZI
- Manufacturer:
- Texas Instruments
- Category:
- Microcontrollers
- Package:
- 100-LQFP
- Datasheet:
-
TM4C123BH6PZI.pdf
- Description:
- IC MCU 32BIT 256KB FLASH 100LQFP
- Quantity:
- Payment:

- Shipping:

Inventory:336
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
TM4C123BH6PZI from Texas Instruments is an ARM Cortex-M4F-based microcontroller with 256 KB flash, 32 KB SRAM, and integrated peripherals including dual 12-bit ADCs (1 MSPS), 8 UARTs, 4 SPI, 4 I²C, USB 2.0 OTG, and PWM-capable timers. It operates at 80 MHz and supports -40°C to +85°C industrial temperature range in a 100-pin LQFP package. It serves as the main control unit in real-time motor control and industrial HMI systems.
For engineers reviewing the TM4C123BH6PZI datasheet, TM4C123BH6PZI pinout, TM4C123BH6PZI application, or TM4C123BH6PZI equivalent, key selection considerations include its integrated USB PHY, hibernation module with RTC and battery-backed memory, deterministic floating-point performance, and JTAG/SW-DP debug interface compatibility with TI's Code Composer Studio and ARM-compatible tools.
Technical Context
The TM4C123BH6PZI integrates an ARM Cortex-M4F core with hardware floating-point unit (FPU), enabling single-cycle FP32 arithmetic for real-time control algorithms. Its system-level integration includes a hibernation module with dedicated 256-byte battery-backed RAM, a 32-bit real-time counter, and VDD3ON power mode for ultra-low-power wake-up.
Peripherals are tightly coupled via the μDMA controller supporting 32-channel arbitration and peripheral-to-memory transfers without CPU intervention. Clock management includes multiple PLL configurations, precision internal oscillators (±1% over temperature), and programmable clock dividers for independent peripheral domain control.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| CPU Core | ARM Cortex-M4F @ 80 MHz with hardware FPU - enables deterministic execution of floating-point control loops without software emulation overhead. |
| Memory | 256 KB on-chip flash + 32 KB SRAM + 2 KB EEPROM - sufficient for field-upgradable firmware, real-time data buffers, and nonvolatile configuration storage. |
| ADC | Dual 12-bit, 1 MSPS SAR ADCs with 16-channel analog input mux - supports simultaneous sampling for motor phase current and voltage sensing. |
| USB | USB 2.0 OTG with integrated PHY and 1.2 KB endpoint RAM - eliminates need for external transceiver in host/peripheral designs. |
| Timers | 6 general-purpose 16/32-bit timers (12 PWM-capable channels) + watchdog + hibernation timer - provides flexible timing resources for motor commutation, PWM generation, and low-power scheduling. |
| Temperature Range | -40°C to +85°C - qualified for industrial automation, building controls, and outdoor embedded applications without derating. |
| Package | 100-pin LQFP (14 × 14 mm, 0.5 mm pitch) - compatible with standard surface-mount assembly and offers full peripheral pin access including USB D+/D−, JTAG, and analog inputs. |
Pinout & Package
TM4C123BH6PZI is housed in a 100-pin LQFP package (PZ suffix), with exposed thermal pad for enhanced heat dissipation in continuous operation. Pin functions are defined per TI SPMS369E datasheet Rev E (June 2014).
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VDD, VDDA, VDDC | Power supply rails | VDD (3.3 V digital), VDDA (3.3 V analog), VDDC (1.2 V core) - require separate filtering; VDDA must be noise-isolated for ADC accuracy. |
| USB0DP / USB0DM | USB 2.0 differential pair | Integrated PHY supports full-speed (12 Mbps) device/host/OTG operation; no external transceiver needed. |
| JTAG/SWD Pins (TCK, TMS, TDI, TDO, nTRST, SWDIO, SWCLK) | Debug interface | Supports both IEEE 1149.1 JTAG and ARM Serial Wire Debug - enables real-time trace, flash programming, and breakpoint debugging. |
| PD0 / PD1 | UART0 I/O | Default UART0 pins; configurable as GPIO or alternate function - used for bootloader communication and diagnostics. |
| PH0 / PH1 | USB0 ID / VBUS sense | Enables USB OTG role detection and VBUS monitoring - required for automatic host/peripheral switching. |
Key Features
| Feature | Design Value |
|---|---|
| Hibernation Module | Includes RTC, 256-byte battery-backed RAM, and VDD3ON mode - enables sub-1 µA sleep current while retaining timekeeping and critical state across power cycles. |
| μDMA Controller | 32-channel, scatter-gather capable - offloads CPU from high-bandwidth peripheral transfers (e.g., ADC → memory, UART → buffer) with zero-cycle interrupt latency. |
| Analog Subsystem | Dual 12-bit ADCs with hardware averaging, temperature sensor, and 8 digital comparators - supports closed-loop analog monitoring without firmware polling. |
| Peripheral Integration | 8 UARTs, 4 I²C, 4 SPI, CAN 2.0B, USB OTG, and 2 QEI modules - reduces BOM count and PCB area in motion control and sensor aggregation systems. |
| Security & Reliability | ROM-based bootloader with UART/USB/I²C interfaces, write-protectable flash sectors, and configurable watchdog with windowed mode - supports secure firmware updates and fail-safe operation. |
Applications
| Industrial Motor Control | Smart Building HMI |
|---|---|
Use Scenario: Brushless DC motor drive with field-oriented control (FOC) requiring synchronized current sampling, PWM generation, and thermal monitoring. IC Role / Device Role / Timing Role: Main system controller executing FOC algorithm, managing gate driver timing, and interfacing with position encoder and current sensors. Use Value: Hardware FPU enables real-time vector math; dual ADCs allow simultaneous phase current sampling; hibernation module retains fault logs during power loss. |
Use Scenario: Wall-mounted HVAC controller with touch interface, environmental sensors, and RS-485 network connectivity. IC Role / Device Role / Timing Role: Central application processor handling UI rendering, sensor fusion, local decision logic, and Modbus RTU communication. Use Value: Integrated USB simplifies firmware updates via service port; 8 UARTs support concurrent RS-485, debug, and BLE bridge; wide temp range ensures reliability in unconditioned spaces. |
| Programmable Logic Controller (PLC) I/O Module | USB-Capable Industrial Gateway |
Use Scenario: DIN-rail mounted digital I/O expansion module with isolated inputs/outputs and EtherNet/IP slave stack. IC Role / Device Role / Timing Role: Real-time I/O scheduler and protocol handler - manages discrete input debouncing, output update timing, and Ethernet MAC layer interaction. Use Value: Deterministic interrupt latency (<12 cycles) ensures precise I/O response; 256 KB flash stores dual firmware images for safe OTA updates. |
Use Scenario: Edge gateway aggregating Modbus, CAN, and analog sensor data, then forwarding via USB CDC to host PC or cloud gateway. IC Role / Device Role / Timing Role: Protocol translation engine and USB device controller - converts serial/CAN frames into structured USB bulk transfers with minimal latency. Use Value: On-chip USB PHY eliminates external IC; μDMA enables zero-copy USB packet assembly; 32 KB SRAM buffers burst sensor data before transmission. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar microcontroller applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| STM32F407VGT6 | ARM Cortex-M4F @ 168 MHz, 1 MB flash, no integrated USB PHY, requires external transceiver for full-speed USB. | Better raw compute throughput but lacks hibernation module and battery-backed RAM; higher power in low-duty-cycle sensing nodes. | Select when maximum CPU performance and large code footprint are primary; verify external USB PHY layout and driver stack compatibility. |
| RA4M1 (R7FA4M1AB3CFM) | ARM Cortex-M4F @ 48 MHz, 256 KB flash, 32 KB SRAM, integrated USB FS PHY, no hibernation RTC or battery-backed RAM. | Lower max frequency and no hibernation timer - unsuitable for time-critical wake-from-sleep scenarios requiring sub-second RTC resolution. | Select for cost-sensitive, USB-centric applications where deep-sleep retention and precise RTC wake-up are not required. |
Compared with STM32F407VGT6 and RA4M1, the TM4C123BH6PZI uniquely combines USB PHY integration, hibernation-RTC with battery-backed memory, and deterministic low-latency interrupt response - making it optimal for industrial edge nodes needing robust power-loss resilience and USB serviceability without added components.
Availability
TM4C123BH6PZI is available at Aetrix Electronics and suitable for industrial motor control, smart building HMI, PLC I/O modules, and USB-capable industrial gateways requiring stable component supply and long-term lifecycle support.
Supply support for TM4C123BH6PZI includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Texas Instruments is a global semiconductor company headquartered in Dallas, Texas, specializing in analog, embedded processing, and wireless technologies with over 90 years of innovation in industrial and automotive electronics.
The TM4C123BH6PZI belongs to TI's Tiva C Series microcontrollers, designed specifically for real-time industrial control, motor drives, and human-machine interface applications requiring high peripheral integration, deterministic timing, and robust debug capabilities.
FAQ
What is the maximum operating frequency of the TM4C123BH6PZI?
The TM4C123BH6PZI operates at a maximum system clock frequency of 80 MHz, derived from its internal PLL with support for multiple crystal and oscillator sources. This frequency is sustained across the full industrial temperature range (-40°C to +85°C) and is validated in TI's SPMS369E production datasheet. The TM4C123BH6PZI maintains consistent timing margins under all specified voltage and thermal conditions.
Does the TM4C123BH6PZI include an integrated USB physical layer?
Yes, the TM4C123BH6PZI integrates a full-speed (12 Mbps) USB 2.0 OTG physical layer with on-die termination and differential signaling - eliminating the need for an external USB transceiver. This is confirmed in Section 14 of the SPMS369E datasheet and enables direct connection to USB cables using only passive ESD protection. The TM4C123BH6PZI supports device, host, and OTG roles with dedicated endpoint RAM.
What debug interfaces does the TM4C123BH6PZI support?
The TM4C123BH6PZI supports both IEEE 1149.1 JTAG and ARM Serial Wire Debug (SWD) protocols via dedicated pins (TCK/TMS/TDI/TDO/nTRST or SWDIO/SWCLK). These interfaces enable full-featured debugging - including flash programming, real-time variable watch, and instruction trace - using TI's Code Composer Studio or any ARM-compliant IDE. The TM4C123BH6PZI also supports SWO trace output for program flow analysis.
How much battery-backed memory does the TM4C123BH6PZI provide in hibernation mode?
The TM4C123BH6PZI provides 256 bytes of battery-backed RAM within its hibernation module, accessible only during hibernation or after wake-up. This memory retains data across complete VDD removal when a backup battery or supercapacitor is connected to the HIB pin. The TM4C123BH6PZI also includes a dedicated 32-bit real-time counter and alarm register for time-stamped wake-up events.
Is the TM4C123BH6PZI pin-compatible with other Tiva C Series microcontrollers?
No, the TM4C123BH6PZI is not pin-compatible with other Tiva C Series devices such as the TM4C1294NCPDT or TM4C123GH6PM due to differences in pin count (100-pin vs. 128-pin or 64-pin), peripheral mapping, and power rail assignments. While functional overlap exists across the family, PCB layout must be designed specifically for the TM4C123BH6PZI's 100-pin LQFP footprint and signal routing requirements.
TM4C123BH6PZI Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Texas Instruments
- Package/Case:
- 100-LQFP
- Series:
- Tiva™ C
- Packaging:
- Tray
- Product Status:
- Active
- Programmable:
- Not Verified
- Core Processor:
- ARM® Cortex®-M4F
- Core Size:
- 32-Bit Single-Core
- Speed:
- 80MHz
- Connectivity:
- CANbus, I2C, IrDA, Microwire, QEI, SPI, SSI, UART/USART
- Peripherals:
- Brown-out Detect/Reset, DMA, Motion PWM, POR, WDT
- Number of I/O:
- 69
- Program Memory Size:
- 256KB (256K x 8)
- Program Memory Type:
- FLASH
- EEPROM Size:
- 2K x 8
- RAM Size:
- 32K x 8
- Voltage - Supply (Vcc/Vdd):
- 1.08V ~ 3.63V
- Data Converters:
- A/D 22x12b
- Oscillator Type:
- Internal
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
TM4C123BH6PZI FAQ
1.How can I place an order for TM4C123BH6PZI through Aetrix?
Please submit a Request for Quotation (RFQ) for TM4C123BH6PZI on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for TM4C123BH6PZI reliable?
The price and inventory of TM4C123BH6PZI are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for TM4C123BH6PZI is usually 5 days.
3.What payment methods are accepted for TM4C123BH6PZI?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for TM4C123BH6PZI transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for TM4C123BH6PZI?
TM4C123BH6PZI orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your TM4C123BH6PZI order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for TM4C123BH6PZI?
For technical support, including TM4C123BH6PZI datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your TM4C123BH6PZI requirements.
6.How does Aetrix verify that TM4C123BH6PZI is sourced from the original manufacturer or authorized distributors?
All TM4C123BH6PZI products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that TM4C123BH6PZI meets industry standards.
7.What is the process for return or replacement of TM4C123BH6PZI?
All TM4C123BH6PZI units undergo pre-shipment inspection (PSI). If there is an issue with TM4C123BH6PZI, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The TM4C123BH6PZI part is unused and in its original packaging.
Return procedure for TM4C123BH6PZI:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
TM4C123BH6PZI Tags

-
ATTINY4-TSHR
Microchip Technology

-
ATTINY10-TSHR
Microchip Technology

-
ATTINY10-TS8R
Microchip Technology

-
ATTINY202-SSNR
Microchip Technology

-
ATTINY202-SSFR
Microchip Technology

-
ATTINY402-SSNR
Microchip Technology

-
PIC16F15213T-I/MF
Microchip Technology

-
PIC16F15213-E/MF
Microchip Technology

-
PIC10F200T-I/OT
Microchip Technology

-
ATTINY412-SSNR
Microchip Technology

-
PIC10F202T-I/OT
Microchip Technology

-
ATTINY404-SSNR
Microchip Technology
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

