Texas Instruments TM4C123BH6PZI7R
- Part No.:
- TM4C123BH6PZI7R
- Manufacturer:
- Texas Instruments
- Category:
- Microcontrollers
- Package:
- 100-LQFP
- Datasheet:
-
TM4C123BH6PZI7R.pdf
- Description:
- IC MCU 32BIT 256KB FLASH 100LQFP
- Quantity:
- Payment:

- Shipping:

Inventory:4,422
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
TM4C123BH6PZI7R from Texas Instruments is an ARM Cortex-M4F-based microcontroller with 256 KB flash, 32 KB SRAM, and integrated analog peripherals including 12-bit ADC (up to 1MSPS), PWM, UART, I²C, SPI, and USB 2.0 device interface. It operates at 80 MHz, supports hibernation mode with RTC and battery-backed memory, and targets real-time embedded control in industrial automation and motor drive systems.
For engineers reviewing the TM4C123BH6PZI7R datasheet, TM4C123BH6PZI7R pinout, TM4C123BH6PZI7R application, or TM4C123BH6PZI7R equivalent, key selection considerations include its 80 MHz Cortex-M4F core with FPU, 100-pin LQFP package with 69 GPIOs, USB device capability, hibernation power management, and integrated 12-bit ADC with hardware averaging.
Technical Context
The TM4C123BH6PZI7R implements a full-featured ARM Cortex-M4F core with single-precision floating-point unit and NVIC supporting up to 80 interrupts. Its system integration includes ROM-based bootloader, configurable clock tree with PLL, and power management with deep-sleep and hibernate modes enabled via HIB module.
Peripherals are tightly coupled to the μDMA controller for zero-CPU-overhead transfers; analog subsystem includes four 12-bit ADC sample sequencers with programmable trigger sources and digital comparators, while timing resources comprise six 32-bit general-purpose timers (some configurable as 16-bit PWM pairs) and two watchdog timers.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| CPU Core | ARM Cortex-M4F @ 80 MHz with single-precision FPU - enables deterministic real-time math and signal processing without software emulation. |
| Memory | 256 KB flash + 32 KB SRAM + 2 KB EEPROM - sufficient for standalone firmware with data logging and configuration storage. |
| ADC | 12-bit, 1 MSPS, 12-channel with 4 independent sample sequencers - supports simultaneous sampling of multiple sensors with hardware averaging. |
| USB | USB 2.0 Device (full-speed) with integrated PHY - allows direct PC connectivity for firmware updates and diagnostics without external transceiver. |
| Package | 100-pin LQFP (14 × 14 mm, 0.5 mm pitch) - provides 69 GPIOs with configurable pull-up/down, slew rate, and drive strength. |
| Power Modes | Hibernate, Deep-Sleep, Sleep, Run - hibernate draws ≤1.1 µA with RTC active and 2 KB RAM retained using VBAT. |
| Timers | 6 × 32-bit GPTM (configurable as 12 × 16-bit PWM) + 2 × WDT - supports motor commutation, PWM generation, and safety-critical timeout monitoring. |
Pinout & Package
TM4C123BH6PZI7R is housed in a 100-pin LQFP package (PZ suffix), with exposed thermal pad on underside for enhanced thermal dissipation in industrial environments. Pinout supports multiplexed peripheral functions across GPIO banks A–K, with dedicated JTAG/SWD debug pins (TCK, TMS, TDI, TDO, nSRST) and USB D+/D− lines.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VDD, VDDA, VDDC | Power supply inputs | Separate domains for digital logic (VDD), analog (VDDA), and internal regulator (VDDC) - enable clean analog measurements and stable core operation. |
| GPIOA[7:0] | General-purpose I/O bank | Configurable as UART0, I²C0, SSI0, or PWM outputs - supports flexible peripheral assignment and board-level reuse. |
| USB0VBUS, USB0ID, USB0DM, USB0DP | USB 2.0 interface | Dedicated full-speed USB transceiver with VBUS sensing and ID detection - enables OTG-capable device enumeration and cable detection. |
| HIB.RTCCLK, HIB.XTAL1, HIB.XTAL2 | Hibernation module clocks | Supports external 32.768 kHz crystal or internal low-frequency oscillator for RTC and wake-up timing during hibernate. |
| TCK, TMS, TDI, TDO, SWO | JTAG/SWD debug interface | Full boundary-scan and Serial Wire Debug support - enables non-intrusive real-time debugging and flash programming. |
Key Features
| Feature | Design Value |
|---|---|
| Floating-Point Unit (FPU) | Hardware-accelerated single-precision math - reduces cycle count for PID loops, sensor fusion, and FFT by >10× vs software emulation. |
| Hibernate Module with RTC | Sub-µA retention mode with real-time clock and 2 KB battery-backed SRAM - enables long-term data logging and scheduled wake-up without external RTC IC. |
| μDMA Controller | 32-channel configurable DMA - offloads CPU from peripheral-to-memory transfers (e.g., ADC → SRAM, UART → buffer), freeing cycles for control tasks. |
| Integrated USB PHY | On-die full-speed USB transceiver - eliminates need for external USB level-shifter or PHY, reducing BOM cost and PCB area. |
| ROM Bootloader | Factory-programmed boot code supporting In-Application Programming (IAP) via UART, USB, or CAN - enables field firmware updates without debugger. |
Applications
| Industrial Motor Control | Smart Sensor Node |
|---|---|
Use Scenario: Closed-loop BLDC motor drive with current sensing, position feedback, and thermal monitoring in factory automation equipment. IC Role / Device Role / Timing Role: Real-time controller executing FOC algorithm, generating 6-channel PWM with dead-time insertion, and sampling dual shunt currents via ADC sequencers. Use Value: Integrated 80 MHz M4F+FPU delivers sub-microsecond interrupt latency and deterministic math; hibernate mode enables energy-efficient standby between production cycles. | Use Scenario: Battery-powered environmental monitor measuring temperature, humidity, and CO₂ with wireless telemetry via UART-to-LoRa bridge. IC Role / Device Role / Timing Role: System-on-chip host managing sensor interfaces (I²C, ADC), local data aggregation, low-power scheduling, and UART-based packet framing. Use Value: 1.1 µA hibernate current with RTC wake-up extends 2-AA battery life to >5 years; integrated EEPROM stores calibration coefficients and event logs. |
| Programmable Logic Controller (PLC) I/O Module | USB Human Interface Device (HID) |
Use Scenario: DIN-rail mounted digital I/O expansion module with opto-isolated inputs/outputs and Modbus RTU over RS-485. IC Role / Device Role / Timing Role: Protocol processor handling Modbus frame parsing, GPIO state scanning, and error-checked RS-485 transmission using UART+GPIO-controlled direction control. Use Value: 69 GPIOs support 24-channel discrete I/O with programmable debounce; ROM bootloader enables secure field firmware upgrades via Modbus or USB. | Use Scenario: Industrial keypad or diagnostic panel with tactile buttons, LED indicators, and USB connection to host PC for configuration and status reporting. IC Role / Device Role / Timing Role: USB HID device controller mapping button presses and LED states to standard HID report descriptors without external USB controller. Use Value: Integrated USB 2.0 full-speed PHY and descriptor engine eliminate external components; 100-pin LQFP provides ample GPIO for matrix scanning and LED drivers. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar microcontroller applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| STM32F407VGT6 | ARM Cortex-M4F @ 168 MHz, 1 MB flash, no integrated USB PHY (requires external transceiver), different pinout and peripheral mapping. | Better raw performance and memory, but higher power in active mode and no hibernate-equivalent ultra-low-power mode. | Select when higher clock speed and larger code space outweigh USB integration and sub-µA hibernate requirements. |
| RP2040 | Dual-core ARM Cortex-M0+, 2 MB flash, no analog peripherals (no ADC, no DAC), USB 1.1 device only, no hibernate mode. | Lacks integrated analog front-end and ultra-low-power sleep modes; relies on external ADC or sensor ICs. | Select for cost-sensitive, high-volume consumer devices where analog integration and industrial-grade power modes are not required. |
Compared with STM32F407VGT6 and RP2040, the TM4C123BH6PZI7R offers unique value in USB-integrated, hibernate-optimized industrial control - delivering verified sub-µA retention, on-die USB PHY, and production-ready TivaWare driver library support without requiring external analog or power management ICs.
Availability
TM4C123BH6PZI7R is available at Aetrix Electronics and suitable for industrial motor control, smart sensor nodes, PLC I/O modules, and USB HID interface designs requiring stable component supply and long-term manufacturability.
Supply support for TM4C123BH6PZI7R includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Texas Instruments is a global semiconductor leader specializing in analog, embedded processing, and connectivity technologies with decades of industrial and automotive qualification experience.
The TM4C123x series was designed specifically for real-time industrial control applications demanding robust analog integration, deterministic timing, low-power hibernation, and USB device connectivity - all in a single-chip solution.
FAQ
What is the maximum operating frequency of the TM4C123BH6PZI7R?
The TM4C123BH6PZI7R operates at a maximum system clock frequency of 80 MHz, achieved using its internal PLL with an external 16 MHz crystal. This frequency is sustained across the full industrial temperature range (–40°C to +105°C) and supports deterministic real-time execution of control algorithms and communication stacks in the TM4C123BH6PZI7R.
Does the TM4C123BH6PZI7R include an integrated USB physical layer?
Yes, the TM4C123BH6PZI7R integrates a full-speed USB 2.0 physical layer (PHY) with dedicated D+ and D− pins, VBUS sensing, and ID detection. This eliminates the need for an external USB transceiver and enables direct USB device functionality - such as CDC, HID, or MSC class implementations - directly from the TM4C123BH6PZI7R without additional components.
How much SRAM and flash memory does the TM4C123BH6PZI7R provide?
The TM4C123BH6PZI7R includes 32 KB of on-chip SRAM for runtime variables and stack usage, and 256 KB of on-chip flash memory for program storage and non-volatile data. Additionally, it features 2 KB of EEPROM for wear-levelled parameter storage - all accessible without external memory controllers in the TM4C123BH6PZI7R.
What low-power modes are supported by the TM4C123BH6PZI7R?
The TM4C123BH6PZI7R supports multiple low-power modes: Sleep (CPU stopped, peripherals active), Deep-Sleep (system clock gated, SRAM retained), and Hibernate (only HIB module and RTC active, ≤1.1 µA typical). Hibernate mode retains 2 KB of SRAM and maintains RTC time using VBAT - a capability confirmed in the TM4C123BH6PZI7R datasheet and critical for battery-backed applications.
Is the TM4C123BH6PZI7R pin-compatible with other Tiva C-series microcontrollers?
No, the TM4C123BH6PZI7R is not universally pin-compatible across the Tiva C-series. While it shares the 100-pin LQFP (PZ) package with some variants like TM4C123GH6PZ, differences in peripheral mapping, power pin allocation, and function-specific pin assignments mean board-level compatibility requires verification against each specific variant's datasheet - including the TM4C123BH6PZI7R.
TM4C123BH6PZI7R Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Texas Instruments
- Package/Case:
- 100-LQFP
- Series:
- Tiva™ C
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Programmable:
- Not Verified
- Core Processor:
- ARM® Cortex®-M4F
- Core Size:
- 32-Bit Single-Core
- Speed:
- 80MHz
- Connectivity:
- CANbus, I2C, IrDA, Microwire, QEI, SPI, SSI, UART/USART
- Peripherals:
- Brown-out Detect/Reset, DMA, Motion PWM, POR, WDT
- Number of I/O:
- 69
- Program Memory Size:
- 256KB (256K x 8)
- Program Memory Type:
- FLASH
- EEPROM Size:
- 2K x 8
- RAM Size:
- 32K x 8
- Voltage - Supply (Vcc/Vdd):
- 1.08V ~ 3.63V
- Data Converters:
- A/D 22x12b
- Oscillator Type:
- Internal
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
TM4C123BH6PZI7R FAQ
1.How can I place an order for TM4C123BH6PZI7R through Aetrix?
Please submit a Request for Quotation (RFQ) for TM4C123BH6PZI7R on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for TM4C123BH6PZI7R reliable?
The price and inventory of TM4C123BH6PZI7R are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for TM4C123BH6PZI7R is usually 5 days.
3.What payment methods are accepted for TM4C123BH6PZI7R?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for TM4C123BH6PZI7R transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for TM4C123BH6PZI7R?
TM4C123BH6PZI7R orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your TM4C123BH6PZI7R order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for TM4C123BH6PZI7R?
For technical support, including TM4C123BH6PZI7R datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your TM4C123BH6PZI7R requirements.
6.How does Aetrix verify that TM4C123BH6PZI7R is sourced from the original manufacturer or authorized distributors?
All TM4C123BH6PZI7R products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that TM4C123BH6PZI7R meets industry standards.
7.What is the process for return or replacement of TM4C123BH6PZI7R?
All TM4C123BH6PZI7R units undergo pre-shipment inspection (PSI). If there is an issue with TM4C123BH6PZI7R, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The TM4C123BH6PZI7R part is unused and in its original packaging.
Return procedure for TM4C123BH6PZI7R:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
TM4C123BH6PZI7R Tags

-
ATTINY4-TSHR
Microchip Technology

-
ATTINY10-TSHR
Microchip Technology

-
ATTINY10-TS8R
Microchip Technology

-
ATTINY202-SSNR
Microchip Technology

-
ATTINY202-SSFR
Microchip Technology

-
ATTINY402-SSNR
Microchip Technology

-
PIC16F15213T-I/MF
Microchip Technology

-
PIC16F15213-E/MF
Microchip Technology

-
PIC10F200T-I/OT
Microchip Technology

-
ATTINY412-SSNR
Microchip Technology

-
PIC10F202T-I/OT
Microchip Technology

-
ATTINY404-SSNR
Microchip Technology
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

