Texas Instruments TMDS1204RNQR
- Part No.:
- TMDS1204RNQR
- Manufacturer:
- Texas Instruments
- Category:
- Specialized
- Package:
- 40-WFQFN Exposed Pad
- Datasheet:
-
TMDS1204RNQR.pdf
- Description:
- 12-GBPS HDMI 2.1 SINK REDRIVER
- Quantity:
- Payment:

- Shipping:

Inventory:2,473
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
TMDS1204RNQR from Texas Instruments is a 12Gbps HDMI 2.1 hybrid redriver IC supporting FRL at 3/6/8/10/12Gbps across three or four lanes, with AC- or DC-coupled I/O, adaptive/fixed equalization up to 12dB at 6GHz, and integrated HPD level shifting for 1.8V/3.3V LVCMOS. It operates in linear or limited redriver mode and targets HDMI sink-side signal integrity restoration in high-resolution video interfaces.
For engineers reviewing the TMDS1204RNQR datasheet, TMDS1204RNQR pinout, TMDS1204RNQR application, or TMDS1204RNQR equivalent, this device requires attention to FRL lane count configuration, CTLE map selection via pin strap or I2C, power-down current (0.6mW), VIO supply voltage range (1.14–3.6V), and thermal pad grounding per WQFN-40 layout guidelines.
Technical Context
The TMDS1204RNQR implements a dual-mode redriver architecture: linear mode preserves GPU-level signal fidelity for sink applications, while limited mode enforces HDMI-compliant output levels for source-side use. Its hybrid design supports both DP++-to-HDMI level shifting and native HDMI redriving without external components.
It integrates full lane swap capability on main data lanes, DDC snooping for link configuration, a fan-out buffer separating clock/data paths, and a signal-detect output triggered by IN_CLK or IN_D2 when HPD_IN is asserted. All high-speed I/Os support 90–110Ω differential input impedance with programmable termination.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Data Rate Support | Up to 12Gbps FRL (3/6/8/10/12Gbps) and backward-compatible HDMI 1.4b/2.0b; enables 8K60 HDR and 4K120 video transmission. |
| Equalization | Adaptive + fixed CTLE up to 12dB at 6GHz; compensates channel loss in long PCB traces or cables. |
| Power Consumption | 575mW (12G FRL, 4-lane active, limited mode, DC-coupled TX); 220mW (same, linear mode); 0.6mW in power-down state. |
| Supply & I/O Voltage | Single 3.3V VCC rail; VIO supports 1.14–3.6V for flexible LVCMOS logic interfacing (1.2V/1.8V/3.3V). |
| Package | 40-pin WQFN (RNQ), 4mm × 6mm, 0.4mm pitch, with exposed thermal pad requiring solid ground plane connection. |
| Operating Temperature | Commercial grade: 0°C to 70°C ambient; qualified for notebook, docking station, and home theater environments. |
| HDMI Compliance | Fully compliant with HDMI 2.1 FRL physical layer specifications including DC common-mode voltage (2.335–3.495V) and differential output swing (100–1560mVpp @ 12G). |
Pinout & Package
TMDS1204RNQR is housed in a 40-pin, 0.4mm-pitch, 4mm × 6mm WQFN package (RNQ) with an exposed thermal pad that must be connected to a solid ground plane for thermal management and signal integrity.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VCC (Pins 1, 6, 18, 20, 28) | Power supply input | 3.3V main supply; five dedicated pins ensure low-impedance delivery and reduce IR drop across high-speed operation. |
| IN_CLKp/n, IN_D0p/n–IN_D2p/n | Differential high-speed inputs | Accept HDMI 2.1 FRL or legacy TMDS signals; support AC/DC coupling; internally terminated 90–110Ω when HPD_IN = H. |
| OUT_CLKp/n, OUT_D0p/n–OUT_D2p/n | Differential high-speed outputs | Drive HDMI receptacle; output swing configurable via TXSWG/TXPRE pins; support open or 300Ω internal termination. |
| HPD_IN / HPD_OUT | Hot-plug detect interface | HPD_IN has internal 110–210kΩ pull-down; HPD_OUT provides level-shifted 1.8V/3.3V push-pull or open-drain output to source side. |
| SIGDET_OUT | Signal presence indicator | Open-drain output asserted low when valid signal detected on IN_CLK or IN_D2 with HPD_IN high; requires ≥10kΩ pull-up. |
| LV_DDC_SDA/SCL | Low-voltage DDC bus interface | Supports I²C communication with EDID/SCDC; internally pulled up to VIO; compatible with 1.2V/1.8V/3.3V LVCMOS. |
| MODE, LINEAR_EN, EQ1, ADDR/EQ0, etc. | Configuration control inputs | Four-level (PU/PD) or two-level (PU/PD) pins enabling pin-strap setup of redriver mode, CTLE map, TX pre-emphasis, and swing. |
Key Features
| Feature | Design Value |
|---|---|
| Hybrid redriver architecture | Configurable linear or limited mode: linear preserves GPU signal integrity for sink-side use; limited enforces HDMI-specified output levels for source-side compliance. |
| Integrated HPD level shifter | Converts 5V HPD_IN to 1.8V/3.3V LVCMOS HPD_OUT with selectable push-pull or open-drain output-eliminates discrete level-shifting components. |
| Full lane swap capability | Hardware-reconfigurable mapping of IN_D[2:0] to OUT_D[2:0], enabling flexible PCB routing without firmware changes or layout redesign. |
| Digital display control (DDC) snooping | Monitors DDC traffic between source and sink to auto-configure redriver settings based on negotiated link parameters-reduces system initialization latency. |
| Fan-out buffer with RCLKOUT | Separates clock path (RCLKOUTp/n) from data lanes, allowing independent signal conditioning for HDMI 1.4/2.0 clock recovery in mixed-mode systems. |
Applications
| High-Resolution Display Docking | Gaming Console Video Interface |
|---|---|
|
Use Scenario: USB-C dock connecting laptop to 4K120 or 8K60 monitor via passive cable. IC Role / Device Role / Timing Role: Sink-side redriver restoring signal integrity after trace/cable loss; configured in linear mode to preserve link training transparency. Use Value: Enables reliable 12Gbps FRL over >15cm PCB traces and 2m passive cables without retransmission or frame drops. |
Use Scenario: HDMI output stage of next-gen gaming console supporting dynamic HDR and variable refresh rate. IC Role / Device Role / Timing Role: Source-side redriver operating in limited mode to guarantee HDMI-compliant output voltage swing and jitter specs. Use Value: Ensures interoperability with diverse displays while meeting HDMI 2.1 electrical compliance across temperature and voltage corners. |
| Professional AV Signage System | Home Theater AV Receiver |
|
Use Scenario: 4K/8K video wall controller distributing content to multiple displays over long HDMI runs. IC Role / Device Role / Timing Role: Fan-out buffer + redriver combining clock/data separation and per-lane equalization for multi-display timing alignment. Use Value: Maintains pixel-perfect synchronization across displays by minimizing skew between clock and data lanes. |
Use Scenario: HDMI 2.1 switch matrix inside premium AV receiver handling 8K passthrough and eARC. IC Role / Device Role / Timing Role: Sink-side redriver with DDC snooping to auto-adapt to upstream source capabilities and downstream display EDID. Use Value: Eliminates manual EDID management and ensures seamless plug-and-play compatibility with new HDMI 2.1 sources. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar HDMI redriver applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| TI TMDS181RNQT | Single-channel 6Gbps HDMI 2.0 redriver; no FRL support; lower power (180mW); 32-pin WQFN. | Limited to HDMI 2.0 (6Gbps); unsuitable for 8K/4K120 or FRL-based bandwidth scaling. | Select when cost, power, or board space constrain requirements to HDMI 2.0 only. |
| Parade PS176B | 4-lane HDMI 2.1 redriver with integrated retimer; supports 12Gbps FRL; requires external reference clock; 48-pin QFN. | Retimer function adds jitter cleanup and re-clocking; higher BOM cost and layout complexity than redriver-only solution. | Select when channel-to-channel skew correction or jitter tolerance beyond redriving is required. |
Compared with TMDS1204RNQR, TMDS181RNQT lacks FRL and 12Gbps capability but offers lower cost and power for HDMI 2.0 systems, while PS176B adds retiming functionality at the expense of higher integration overhead and external clock dependency.
Availability
TMDS1204RNQR is available at Aetrix Electronics and suitable for high-resolution display docking, gaming console video interfaces, professional AV signage systems, and home theater AV receivers requiring stable component supply and HDMI 2.1 FRL compliance.
Supply support for TMDS1204RNQR includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Texas Instruments is a global semiconductor leader specializing in analog, embedded processing, and connectivity solutions with decades of HDMI interface IP expertise.
The TMDS1204RNQR belongs to TI's HDMI redriver product line, engineered specifically for high-fidelity signal restoration in HDMI 2.1 sink applications-including 8K video, dynamic HDR, and low-latency gaming-while minimizing system-level design complexity.
FAQ
What is the primary function of the TMDS1204RNQR in an HDMI 2.1 system?
The TMDS1204RNQR functions as a hybrid redriver that restores signal integrity for HDMI 2.1 Fixed Rate Link (FRL) up to 12Gbps across three or four lanes. It operates in either linear mode (for sink applications, preserving link training transparency) or limited mode (for source applications, enforcing HDMI-compliant output levels). The TMDS1204RNQR supports both AC- and DC-coupled interfaces and integrates HPD level shifting, DDC snooping, and lane-swapping capability to simplify system design.
Does the TMDS1204RNQR require an external clock source?
No, the TMDS1204RNQR does not require an external clock source. It recovers timing directly from the incoming HDMI data stream using its embedded clock-data recovery (CDR) circuitry. The RCLKOUTp/n pins provide a buffered copy of the recovered clock for auxiliary use in HDMI 1.4/2.0 configurations, but the TMDS1204RNQR itself operates autonomously without external timing references-even in 12Gbps FRL mode.
How is the TMDS1204RNQR configured for linear versus limited redriver mode?
The TMDS1204RNQR is configured for linear or limited redriver mode via the LINEAR_EN pin (Pin 5) in pin-strap mode: a logic high selects linear mode, and low selects limited mode. In I²C mode, the MODE register bit controls this behavior. Linear mode maintains proportional output swing relative to input amplitude-ideal for sink-side use-while limited mode clamps output to HDMI-specified voltage ranges, ensuring compliance in source-side deployments. The TMDS1204RNQR's datasheet Table 7-5 defines all pin-strap combinations.
Can the TMDS1204RNQR support HDMI 2.1 FRL with only three active lanes?
Yes, the TMDS1204RNQR fully supports HDMI 2.1 three-lane FRL operation at 3/6/8/10/12Gbps. Its architecture allows lane disablement via configuration registers or pin-strapping, and the device automatically adjusts equalization and termination accordingly. When operating in three-lane mode, the TMDS1204RNQR maintains full compliance with HDMI 2.1 FRL electrical specifications-including common-mode voltage (2.335–3.495V) and differential swing-across all supported data rates.
What thermal management is required for the TMDS1204RNQR in continuous 12Gbps operation?
The TMDS1204RNQR requires connection of its exposed thermal pad to a solid internal or bottom-side ground plane to achieve the specified RθJB of 11.7°C/W. In continuous 12Gbps FRL operation (575mW typical), junction temperature must remain below 105°C. With 10°C/W PCB thermal resistance, ambient temperature should not exceed 65°C. TI recommends ≥200mm² copper area under the RNQ package and thermal vias spaced ≤1mm apart for optimal heat dissipation in the TMDS1204RNQR design.
TMDS1204RNQR Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Texas Instruments
- Series:
- -
- Package/Case:
- 40-WFQFN Exposed Pad
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Applications:
- Desktop, Notebook PCs, TV, Video
- Interface:
- I2C
- Voltage - Supply:
- 3V ~ 3.465V, 3.135V ~ 3.6V
- Supplier Device Package:
- 40-WQFN (6x4)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
TMDS1204RNQR FAQ
1.How can I place an order for TMDS1204RNQR through Aetrix?
Please submit a Request for Quotation (RFQ) for TMDS1204RNQR on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for TMDS1204RNQR reliable?
The price and inventory of TMDS1204RNQR are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for TMDS1204RNQR is usually 5 days.
3.What payment methods are accepted for TMDS1204RNQR?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for TMDS1204RNQR transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for TMDS1204RNQR?
TMDS1204RNQR orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your TMDS1204RNQR order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for TMDS1204RNQR?
For technical support, including TMDS1204RNQR datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your TMDS1204RNQR requirements.
6.How does Aetrix verify that TMDS1204RNQR is sourced from the original manufacturer or authorized distributors?
All TMDS1204RNQR products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that TMDS1204RNQR meets industry standards.
7.What is the process for return or replacement of TMDS1204RNQR?
All TMDS1204RNQR units undergo pre-shipment inspection (PSI). If there is an issue with TMDS1204RNQR, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The TMDS1204RNQR part is unused and in its original packaging.
Return procedure for TMDS1204RNQR:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
TMDS1204RNQR Tags

-
NVT4857UKAZ
NXP Semiconductors
-
TCA8418RTWR
Texas Instruments
-
PCA9546APWR
Texas Instruments

-
MD0100N8-G
Microchip Technology

-
PCA9548APW,118
NXP Semiconductors

-
PCA9540BDP,118
NXP Semiconductors

-
PCA9548APWR
Texas Instruments

-
PCA9546APW,118
NXP Semiconductors

-
PTN3360DBS,518
NXP Semiconductors

-
PCA9546ABS,118
NXP Semiconductors

-
PCA9518PWR
Texas Instruments

-
PCA9545APW,118
NXP Semiconductors
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

