My Inquiry
My Account
Texas Instruments TMDS361PAG
- Part No.:
- TMDS361PAG
- Manufacturer:
- Texas Instruments
- Category:
- Video Processing
- Package:
- 64-TQFP
- Datasheet:
-
TMDS361PAG.pdf
- Description:
- IC VIDEO HDMI/DVI SWITCH 64TQFP
- Quantity:
- Payment:
- Shipping:
Inventory:1,730
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
TMDS361PAG from Texas Instruments is a 3-to-1 HDMI/DVI switch IC for high-definition video routing in sink-side display systems. It supports up to 3 Gbps signaling, 1080p resolution with 16-bit color depth, adaptive equalization for up to 20-m HDMI cables, and operates from a single 3.3-V supply across 0°C to 70°C. It integrates TMDS clock detection, DDC repeater, and hot-plug detect logic for HDTV applications.
For engineers reviewing the TMDS361PAG datasheet, TMDS361PAG pinout, TMDS361PAG application, or TMDS361PAG equivalent, this page delivers verified specifications, validated package mapping (64-pin TQFP), confirmed I²C/GPIO control modes, real-world ESD performance (10 kV HBM on TMDS/DDC/HPD pins), and precise TMDS output swing tuning via VSadj resistor - all critical for HDMI compliance and system-level signal integrity validation.
Technical Context
The TMDS361PAG implements a fully differential 3×1 multiplexer architecture with integrated 50-Ω terminations per TMDS channel, adaptive equalization that compensates up to 20 dB ISI loss at 3 Gbps, and automatic clock-detect–driven power management. Each of its three input ports provides independent HPD status outputs and bidirectional DDC buffering with selectable OVS settings.
It supports dual configuration interfaces: local I²C slave mode (I2C_SEL = low) for full register access including TMDS edge-rate control (4 settings), DDC buffer voltage select, and power mode sequencing; or GPIO mode (I2C_SEL = high) using S1/S2 pins for port selection and LP pin for low-power entry. All TMDS outputs are compliant with HDMI 1.3a and DVI 1.0 specifications.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Signaling Rate | Up to 3 Gbps - enables 1080p @ 60 Hz with 16-bit color depth and Deep Color support. |
| Operating Temperature | 0°C to 70°C - qualified for commercial-grade consumer electronics including digital TVs and set-top boxes. |
| Supply Voltage | 3.3 V ±10% - single-rail operation simplifies power design; AVCC termination voltage matches VCC. |
| ESD Protection | 10 kV HBM on all TMDS, DDC, and HPD pins - meets robustness requirements for HDMI source-side interface exposure. |
| Adaptive Equalization | Compensates up to 20 dB loss at 3 Gbps - supports reliable signal recovery over 20-m passive HDMI cables. |
| Power Modes | Normal (216 mA), Standby (5.5 mA), Low-Power (0.555 mA) - enables dynamic power scaling based on active port and clock presence. |
| TMDS Output Swing | 800–1200 mVpp differential - adjustable via external VSadj resistor (4.02 kΩ ±10%) for HDMI compliance tuning. |
Pinout & Package
TMDS361PAG is housed in a 64-pin TQFP (PAG package), RoHS-compliant, with 10 mm × 10 mm body and 0.5-mm pitch. Thermal resistance RθJB = 37.13°C/W (low-K PCB), supporting up to 780 mW dissipation in normal mode.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| CLK+_1 / CLK–_1 CLK+_2 / CLK–_2 CLK+_3 / CLK–_3 |
Input TMDS differential clock pairs | Accepts HDMI/DVI clock signals up to 3 Gbps; each pair has internal 50-Ω termination enabled only when port is selected. |
| D[0:2]+_1 / D[0:2]–_1 D[0:2]+_2 / D[0:2]–_2 D[0:2]+_3 / D[0:2]–_3 |
Input TMDS differential data channels | Three 3-channel TMDS inputs (9 total data lines); adaptive equalization applied per active input path. |
| CLK+_SINK / CLK–_SINK D[0:2]+_SINK / D[0:2]–_SINK |
Output TMDS differential clock & data | Single-sink output driving display; edge rate configurable via I²C (4 settings) to balance EMI and signal integrity. |
| HPD1 / HPD2 / HPD3 | Source-port hot-plug detect outputs | Open-drain outputs mirroring HPD_SINK state for selected port; non-selected ports drive low to isolate sources. |
| SCL_SINK / SDA_SINK SCL[1:3] / SDA[1:3] |
DDC I²C repeater interface | Isolates sink-side and source-side DDC capacitance; supports OVS-selectable VOL/VIL thresholds for system-level compliance. |
| I2C_SEL / S1/SCL / S2/SDA / LP / VSadj | Configuration & control inputs | I2C_SEL selects interface mode; S1/S2 choose port in GPIO mode; LP forces low-power state; VSadj sets TMDS output swing. |
Key Features
| Feature | Design Value |
|---|---|
| Adaptive Equalization | Automatically adjusts gain per input port to compensate cable loss up to 20 dB at 3 Gbps - eliminates manual EQ tuning and supports variable cable lengths. |
| TMDS Clock-Detect Logic | Enables/disables TMDS terminations and outputs based on valid clock presence - reduces power by >95% during idle periods without host intervention. |
| DDC Repeater with OVS Control | Three independent DDC buffers with selectable output-voltage-select (OVS1–OVS3) - ensures sink-side DDC pull-up compatibility across diverse source devices. |
| Robust Input Common-Mode Range | Accepts TMDS inputs with VIC from (VCC – 0.4 V) to (VCC + 0.01 V) - interoperates with non-compliant HDMI sources while maintaining signal integrity. |
| GPIO or I²C Configuration | Hardware-selectable control interface: GPIO for simple 3-port selection and standby; I²C for advanced features like edge-rate tuning and power sequencing. |
Applications
| High-Definition Digital TV | LCD/Plasma/DLP® Display Terminals |
|---|---|
|
Use Scenario: Integrating multiple HDMI sources (Blu-ray player, game console, STB) into a single HDTV with auto-source switching and plug-and-play detection. IC Role / Device Role / Timing Role: Sink-side 3-to-1 TMDS switch managing physical layer routing, DDC handshaking, and HPD coordination between sources and display controller. Use Value: Enables seamless source arbitration without MCU intervention; adaptive EQ maintains pixel-perfect 1080p timing over long cables; DDC isolation prevents bus contention. |
Use Scenario: Embedded display module in commercial signage or medical monitor requiring HDMI input flexibility and EMI-constrained layout. IC Role / Device Role / Timing Role: Signal conditioner and multiplexer ensuring HDMI 1.3a compliance, low-jitter TMDS output, and robust hot-plug response for field-replaceable inputs. Use Value: Slower TMDS edge-rate settings (via I²C) reduce radiated emissions; 10 kV HBM protection withstands frequent connector handling; LP pin enables rapid power-down during standby. |
| DVD Player / DVR Back-End Switching | Gaming Console Video Aggregation |
|
Use Scenario: Consumer AV receiver aggregating legacy DVI and modern HDMI sources before feeding to upscaling video processor. IC Role / Device Role / Timing Role: Protocol-transparent TMDS switch preserving HDCP-ready signaling paths while enabling DDC negotiation per active source. Use Value: Pin-compatible upgrade from TMDS351; supports both DVI and HDMI signaling rates up to 3 Gbps; VSadj resistor allows fine-tuning for legacy display compatibility. |
Use Scenario: Next-gen gaming platform supporting simultaneous HDMI inputs from multiple consoles with instant switching and low-latency display update. IC Role / Device Role / Timing Role: High-bandwidth video router with sub-1-ns intra-pair skew and <15 ps pulse skew - preserves pixel timing accuracy critical for motion-sensitive rendering. Use Value: Fastest TMDS edge-rate setting (84–140 ps) minimizes transition jitter; clock-detect circuitry ensures zero-delay wake-up upon game launch; HPD propagation delay <20 ns guarantees responsive plug detection. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar HDMI/DVI switching applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| TMDS351PAG | 2-to-1 switch, no adaptive equalization, identical 64-pin TQFP footprint and I/O pinout. | Limited to dual-source systems; lacks cable-length compensation and clock-detect power gating. | Select when cost sensitivity outweighs need for third input or long-cable support. |
| PI3HDX1204ZLEX | 4-to-1 HDMI switch with integrated level shifters, supports 3.3 V/5 V mixed-voltage DDC, no VSadj tuning. | Broadens source compatibility (e.g., 5-V DDC legacy devices); higher channel count but larger QFN package. | Choose for multi-voltage DDC environments or when fourth input is required; verify thermal derating for 780 mW operation. |
Compared with TMDS351PAG, TMDS361PAG adds a third input, adaptive EQ, and finer power management - directly enabling compact triple-source HDTVs without external EQ circuitry. Versus PI3HDX1204ZLEX, it offers superior ESD robustness (10 kV vs. 4 kV HBM) and analog swing tuning, but requires external level shifting for 5-V DDC sources.
Availability
TMDS361PAG is available at Aetrix Electronics and suitable for high-definition digital TV, LCD/plasma display terminals, and DVD/DVR back-end switching requiring stable component supply, long-lifecycle support, and HDMI 1.3a compliance assurance.
Supply support for TMDS361PAG includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Texas Instruments is a global semiconductor leader specializing in analog, embedded processing, and connectivity technologies, with decades of HDMI interface IP development and high-volume consumer electronics manufacturing expertise.
The TMDS361 belongs to TI's high-speed interface product line, engineered specifically for HDMI/DVI sink-side signal routing in cost-sensitive, space-constrained consumer displays - emphasizing integration, compliance, and robustness over raw feature count.
FAQ
What is the maximum supported data rate for TMDS361PAG?
The TMDS361PAG supports signaling rates up to 3 Gbps per TMDS channel, enabling full 1080p resolution with 16-bit color depth and Deep Color capability. This rate is validated across all three input ports and the single sink output under recommended operating conditions (3.3 V, 0°C to 70°C), and aligns with HDMI 1.3a and DVI 1.0 specifications. The device maintains signal integrity via adaptive equalization and controlled edge rates.
Does TMDS361PAG support HDMI 1.4 or higher versions?
The TMDS361PAG is specified and tested for HDMI 1.3a compliance only. It does not support HDMI 1.4 features such as Ethernet Channel, Audio Return Channel (ARC), or 4K resolution, as those require higher bandwidth (>3 Gbps), additional protocols, and different PHY layer capabilities. For HDMI 1.4+ designs, TI recommends newer-generation switches like the TDP142 or SN75DP130.
How does the adaptive equalization in TMDS361PAG function?
The TMDS361PAG applies adaptive equalization independently per active input port to compensate for intersymbol interference (ISI) caused by cable attenuation. It automatically adjusts equalizer gain to offset up to 20 dB of loss at 3 Gbps - equivalent to ~20 m of passive HDMI cable - without external configuration. The circuit activates only when a valid TMDS clock is detected, minimizing power overhead.
Can TMDS361PAG be used in GPIO mode without an I²C controller?
Yes, TMDS361PAG operates fully in GPIO mode when I2C_SEL is pulled high. Port selection is handled by S1 and S2 logic inputs (per Table 1), LP controls low-power entry, and default TMDS edge rate (fastest setting) and DDC OVS3 are applied automatically. No I²C controller is required, making it ideal for MCU-constrained or cost-sensitive designs where advanced configuration is unnecessary.
What is the purpose of the VSadj pin on TMDS361PAG?
The VSadj pin on TMDS361PAG accepts an external resistor (recommended 4.02 kΩ ±10%) to adjust the TMDS output voltage swing, ensuring compliance with HDMI specification limits (800–1200 mVpp). This tuning capability allows system designers to optimize signal integrity for specific PCB trace lengths, connector losses, or display input sensitivity - a critical factor for passing HDMI compliance testing.
TMDS361PAG Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Texas Instruments
- Series:
- -
- Package/Case:
- 64-TQFP
- Packaging:
- Tray
- Product Status:
- Obsolete
- Function:
- Switch
- Applications:
- Video Display
- Standards:
- HDMI 1.3a
- Control Interface:
- GPIO, I2C, Logic
- Voltage - Supply:
- 3.0V ~ 3.6V
- Mounting Type:
- Surface Mount
- Grade:
- -
- Qualification:
- -
- Supplier Device Package:
- 64-TQFP (10x10)
TMDS361PAG FAQ
1.How can I place an order for TMDS361PAG through Aetrix?
Please submit a Request for Quotation (RFQ) for TMDS361PAG on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for TMDS361PAG reliable?
The price and inventory of TMDS361PAG are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for TMDS361PAG is usually 5 days.
3.What payment methods are accepted for TMDS361PAG?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for TMDS361PAG transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for TMDS361PAG?
TMDS361PAG orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your TMDS361PAG order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for TMDS361PAG?
For technical support, including TMDS361PAG datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your TMDS361PAG requirements.
6.How does Aetrix verify that TMDS361PAG is sourced from the original manufacturer or authorized distributors?
All TMDS361PAG products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that TMDS361PAG meets industry standards.
7.What is the process for return or replacement of TMDS361PAG?
All TMDS361PAG units undergo pre-shipment inspection (PSI). If there is an issue with TMDS361PAG, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The TMDS361PAG part is unused and in its original packaging.
Return procedure for TMDS361PAG:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
TMDS361PAG Tags
-
HDMI2C1-6C1
STMicroelectronics
-
ADA4430-1YKSZ-R7
Analog Devices Inc.
-
LM1881MX/NOPB
Texas Instruments
-
SN75DP130SSRGZR
Texas Instruments
-
EQCO30T5.2
Microchip Technology
-
LMH1980MM/NOPB
Texas Instruments
-
EQCO30R5.D
Microchip Technology
-
SII9022ACNU
Lattice Semiconductor Corporation
-
SN65DP159RGZR
Texas Instruments
-
SN65DP159RSBR
Texas Instruments
-
SN65DP141RLJR
Texas Instruments
-
LMH0303SQ/NOPB
Texas Instruments
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
