Texas Instruments TMP75AIDR
- Part No.:
- TMP75AIDR
- Manufacturer:
- Texas Instruments
- Category:
- Analog and Digital Output
- Package:
- 8-SOIC (0.154", 3.90mm Width)
- Datasheet:
-
TMP75AIDR.pdf
- Description:
- SENSOR DIGITAL -40C-125C 8SOIC
- Quantity:
- Payment:

- Shipping:

Inventory:14,332
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
TMP75AIDR from Texas Instruments is a digital temperature sensor with I²C/SMBus interface, designed as an NIST-traceable replacement for NTC/PTC thermistors in thermal monitoring systems. It delivers ±1 °C typical accuracy from −40 °C to +125 °C, 9–12-bit user-selectable resolution (down to 0.0625 °C), and operates from 2.7 V to 5.5 V in an industry-standard 8-pin SOIC package.
For engineers reviewing the TMP75AIDR datasheet, TMP75AIDR pinout, TMP75AIDR application, or TMP75AIDR equivalent, key selection considerations include its 8-device bus address limit, NIST-traceable calibration, SMBus Alert functionality, low 50 µA quiescent current, and compatibility with LM75-form-factor PCB layouts.
Technical Context
The TMP75AIDR integrates a diode-based temperature sensor, ΔΣ ADC, oscillator, control logic, and serial interface - all on a single die. Its internal 12-bit ADC supports four resolution modes (9–12 bits), with conversion times ranging from 27.5 ms (9-bit) to 300 ms (12-bit), and configurable thermostat thresholds (THIGH/TLOW) with programmable hysteresis.
It functions exclusively as an I²C/SMBus slave device with open-drain SDA/SCL pins, integrated Schmitt triggers and spike suppression, and supports Fast Mode (400 kHz) and High-Speed Mode (up to 2.38 MHz). The ALERT pin provides interrupt-driven over/under-temperature signaling compliant with SMBus Alert protocol.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Accuracy | ±1 °C (typical), ±2 °C (max) over −40 °C to +125 °C - enables direct thermistor replacement without calibration. |
| Resolution | 9–12 bits, software-selectable - yields temperature steps from 0.5 °C down to 0.0625 °C for precision thermal control. |
| Supply Range | 2.7 V to 5.5 V - supports operation across 3.3 V and 5 V system rails without level-shifting. |
| Quiescent Current | 50 µA (active, bus idle); 0.1 µA (shutdown) - extends battery life in portable and low-power IoT sensors. |
| Bus Address Options | 8 unique addresses via A0/A1/A2 pins - allows up to eight TMP75AIDR devices on one I²C bus without address conflict. |
| Interface Compatibility | I²C, SMBus, and two-wire - ensures interoperability with microcontrollers, PMICs, and host controllers supporting standard protocols. |
| Timeout Threshold | 20–30 ms SCL/SDA low timeout - prevents bus lockup during communication errors or noise events. |
Pinout & Package
Package: 8-pin SOIC (D), 4.90 mm × 3.91 mm body size, industry-standard LM75 footprint - enables drop-in replacement on legacy thermal monitoring PCBs.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1 (SDA) | Serial Data I/O | Open-drain bidirectional data line; requires external pull-up resistor (typically 4.7 kΩ) for I²C/SMBus communication. |
| 2 (SCL) | Serial Clock Input | Open-drain clock input; synchronized with master controller; supports Fast and High-Speed I²C timing. |
| 3 (ALERT) | Interrupt Output | Open-drain active-low alert signal; asserts when temperature exceeds THIGH or falls below TLOW; SMBus Alert–compliant. |
| 4 (GND) | Ground Reference | Analog and digital ground return path; must be connected to system common ground plane for accurate thermal measurement. |
| 5 (A2) | Address Select Input | Logic input determining LSB of 7-bit slave address; tied to GND/V+ or left floating per Table 7-3 for 8-address configuration. |
| 6 (A1) | Address Select Input | Mid-bit address select; sets second bit of slave address; sampled at bus start or reset to latch address configuration. |
| 7 (A0) | Address Select Input | MSB address select; defines most significant bit of slave address; determines unique I²C address among up to eight devices. |
| 8 (V+) | Power Supply | Single-supply input (2.7–5.5 V); powers internal sensor, ADC, and interface logic; bypass capacitor (0.01 µF) recommended. |
Key Features
| Feature | Design Value |
|---|---|
| NIST-traceable calibration | 100% production testing against NIST-traceable reference sensors with ISO/IEC 17025 accredited equipment - eliminates need for end-system calibration. |
| Configurable resolution | Software-selectable 9–12-bit output via Configuration register - balances measurement precision against conversion time (27.5–300 ms). |
| SMBus Alert support | Hardware-interrupt capability compliant with SMBus Alert protocol - enables polled-free thermal event detection in multi-sensor systems. |
| Thermostat mode | Programmable THIGH/TLOW registers with hysteresis - allows autonomous overtemperature shutdown or fan-speed triggering without MCU intervention. |
| Low-power standby | 0.1 µA shutdown current - reduces power consumption by >99% vs active mode, critical for battery-powered environmental monitors. |
Applications
| Power-Supply Temperature Monitoring | Notebook Computers |
|---|---|
Use Scenario: Real-time thermal sensing of DC-DC converter MOSFETs and inductors in server PSUs and telecom power modules. IC Role / Device Role / Timing Role: Digital temperature sensor providing I²C-readable thermal feedback to PMIC or system controller for dynamic throttling. Use Value: Enables precise thermal derating before thermal runaway, leveraging ±1 °C accuracy and 0.0625 °C resolution to detect subtle hotspots. | Use Scenario: CPU/GPU die temperature monitoring and fan speed control in ultra-thin laptop chassis with constrained airflow. IC Role / Device Role / Timing Role: Local thermal sensor placed near heat-generating ICs; alerts host processor via ALERT pin upon crossing THIGH threshold. Use Value: Reduces thermal management latency by 100% vs polling-based solutions, thanks to hardware interrupt and SMBus Alert compliance. |
| Cell Phones | Battery Management |
Use Scenario: Front-panel and battery compartment temperature tracking in smartphones during fast charging and high-CPU-load conditions. IC Role / Device Role / Timing Role: Low-quiescent-current (50 µA) sensor interfacing directly with application processor's I²C bus for thermal safety checks. Use Value: Extends standby battery life while maintaining continuous thermal supervision - enabled by sub-100 µA active current and 0.1 µA shutdown mode. | Use Scenario: Monitoring Li-ion cell pack temperature during charge/discharge cycles in portable power tools and medical devices. IC Role / Device Role / Timing Role: Precision temperature node feeding thermal protection logic in battery gauge ICs or standalone BMS controllers. Use Value: Prevents unsafe charging above 45 °C or discharging below 0 °C using factory-calibrated ±1 °C accuracy - no field recalibration required. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar digital temperature sensor applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| LM75BIMM/NOPB | Legacy LM75-compatible part; fixed 9-bit resolution (0.5 °C step); ±2 °C max accuracy; no NIST traceability; 3.0–5.5 V supply only. | Limited to basic thermal warning (not precision monitoring); lacks ALERT interrupt and programmable thermostat registers. | Choose for cost-sensitive, non-critical thermal cutoff where LM75 footprint and minimal firmware changes are priorities. |
| TMP102AIDRLT | 6-pin SOT-563 package; 12-bit resolution; ±0.5 °C accuracy (−25 °C to 85 °C); 10 µA quiescent current; supports 32-device addressing. | Higher accuracy in consumer range but narrower full-range spec (−40 °C to +125 °C not guaranteed); smaller footprint limits thermal mass and self-heating effects. | Prefer for space-constrained, ultra-low-power designs requiring better accuracy in 0–70 °C environments, e.g., wearables. |
Compared with LM75BIMM/NOPB, TMP75AIDR adds NIST traceability, resolution flexibility, and SMBus Alert - making it suitable for safety-critical thermal management. Versus TMP102AIDRLT, TMP75AIDR trades lower quiescent current for broader industrial temperature validation and SOIC layout compatibility.
Availability
TMP75AIDR is available at Aetrix Electronics and suitable for power-supply thermal protection, notebook computer thermal management, and battery-pack temperature monitoring requiring stable component supply and long-term industrial availability.
Supply support for TMP75AIDR includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Texas Instruments is a global semiconductor company headquartered in Dallas, Texas, delivering analog and embedded processing solutions for industrial, automotive, and communications markets.
The TMP75AIDR belongs to TI's precision analog temperature sensor product line, engineered specifically for replacing thermistors in thermal protection and monitoring systems where calibration-free accuracy and I²C interoperability are essential.
FAQ
What is the operating temperature range of the TMP75AIDR?
The TMP75AIDR is specified to operate from −40 °C to +125 °C. Its temperature accuracy is guaranteed at ±1 °C (typical) and ±2 °C (maximum) across this full industrial range. This makes the TMP75AIDR suitable for demanding applications such as power supply thermal monitoring and automotive under-hood environments where extreme ambient temperatures occur.
Does the TMP75AIDR require external calibration?
No, the TMP75AIDR does not require external calibration. All production units are 100% tested against NIST-traceable reference sensors using ISO/IEC 17025 accredited equipment. This factory calibration ensures ±1 °C typical accuracy from −40 °C to +125 °C without any end-user calibration or compensation algorithms.
How many TMP75AIDR devices can share one I²C bus?
Up to eight TMP75AIDR devices can share a single I²C bus. This is achieved using the three address pins (A0, A1, A2), each configurable as GND or V+, yielding 2³ = 8 unique 7-bit slave addresses (1001000 to 1001111 binary). Unlike the TMP175, the TMP75AIDR does not support floating address pins or expanded addressing beyond eight devices.
What is the function of the ALERT pin on the TMP75AIDR?
The ALERT pin on the TMP75AIDR is an open-drain, active-low interrupt output that signals when the measured temperature crosses either the THIGH or TLOW threshold. It supports SMBus Alert protocol: when asserted, the device responds to the SMBus Alert command (00011001) by returning its slave address, enabling rapid identification of the triggering sensor in multi-device systems.
Can the TMP75AIDR be used as a direct replacement for the LM75?
Yes, the TMP75AIDR is pin-compatible and footprint-compatible with the LM75 in SOIC-8 packaging, sharing identical pinout (SDA, SCL, ALERT, GND, A2, A1, A0, V+). It maintains backward compatibility while adding enhancements including NIST-traceable accuracy, 9–12-bit resolution selection, and improved SMBus Alert functionality - making it a functional and mechanical upgrade path.
TMP75AIDR Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Texas Instruments
- Series:
- -
- Package/Case:
- 8-SOIC (0.154", 3.90mm Width)
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Sensor Type:
- Digital, Local
- Sensing Temperature - Local:
- -40°C ~ 125°C
- Sensing Temperature - Remote:
- -
- Output Type:
- I2C/SMBus
- Voltage - Supply:
- 2.7V ~ 5.5V
- Resolution:
- 11 b
- Features:
- One-Shot, Output Switch, Programmable Resolution, Shutdown Mode, Standby Mode
- Accuracy - Highest (Lowest):
- ±2°C (±3°C)
- Test Condition:
- -25°C ~ 85°C (-40°C ~ 125°C)
- Operating Temperature:
- -55°C ~ 127°C
- Mounting Type:
- Surface Mount
- Grade:
- -
- Qualification:
- -
- Supplier Device Package:
- 8-SOIC
TMP75AIDR FAQ
1.How can I place an order for TMP75AIDR through Aetrix?
Please submit a Request for Quotation (RFQ) for TMP75AIDR on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for TMP75AIDR reliable?
The price and inventory of TMP75AIDR are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for TMP75AIDR is usually 5 days.
3.What payment methods are accepted for TMP75AIDR?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for TMP75AIDR transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for TMP75AIDR?
TMP75AIDR orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your TMP75AIDR order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for TMP75AIDR?
For technical support, including TMP75AIDR datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your TMP75AIDR requirements.
6.How does Aetrix verify that TMP75AIDR is sourced from the original manufacturer or authorized distributors?
All TMP75AIDR products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that TMP75AIDR meets industry standards.
7.What is the process for return or replacement of TMP75AIDR?
All TMP75AIDR units undergo pre-shipment inspection (PSI). If there is an issue with TMP75AIDR, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The TMP75AIDR part is unused and in its original packaging.
Return procedure for TMP75AIDR:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
TMP75AIDR Tags

-
MCP9700T-E/TT
Microchip Technology

-
MCP9700T-E/LT
Microchip Technology

-
MCP9701T-E/TT
Microchip Technology

-
MCP9701T-E/LT
Microchip Technology

-
TMP235A4DBZR
Texas Instruments

-
MCP9700AT-E/TT
Microchip Technology

-
MCP9700AT-E/LT
Microchip Technology

-
MCP9701AT-E/LT
Microchip Technology

-
MCP9701AT-E/TT
Microchip Technology
,TO-226_straightlead.jpg)
-
LM335Z
STMicroelectronics
-
TMP1075NDRLR
Texas Instruments
-
TMP1075DGKR
Texas Instruments
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

