Texas Instruments TMS320C28345ZHHT
- Part No.:
- TMS320C28345ZHHT
- Manufacturer:
- Texas Instruments
- Category:
- DSP (Digital Signal Processors)
- Package:
- 179-LFBGA
- Datasheet:
-
TMS320C28345ZHHT.pdf
- Description:
- IC DSP FLOATING POINT 179BGA
- Quantity:
- Payment:

- Shipping:

Inventory:1,513
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
TMS320C28345ZHHT from Texas Instruments is a 32-bit floating-point Delfino™ microcontroller designed for high-precision real-time control in power electronics. It operates at 200 MHz (5-ns cycle time), integrates 130K × 16 SARAM, features 18 ePWM channels with 9 HRPWM outputs (55-ps MEP resolution at 1.1 V), and supports dual CAN, 3 SCI, 2 SPI, and I²C interfaces. It targets industrial servo drives and solar inverters requiring deterministic timing and high-resolution modulation.
For engineers reviewing the TMS320C28345ZHHT datasheet, TMS320C28345ZHHT pinout, TMS320C28345ZHHT application, or TMS320C28345ZHHT equivalent, this page delivers verified technical context, validated package mapping to 179-ball MicroStar BGA (ZHH), confirmed peripheral register-level functionality, and real-world selection guidance for high-performance motor and power control designs.
Technical Context
The TMS320C28345ZHHT implements the C28x CPU core with IEEE 754 single-precision FPU and Harvard bus architecture, enabling cycle-accurate deterministic execution for closed-loop control algorithms. Its 6-channel DMA controller offloads data movement from McBSP, XINTF, and SARAM-critical for synchronized ADC capture and PWM update sequences.
Peripheral integration includes three QEP modules for position feedback, six eCAP modules configurable as capture inputs or auxiliary PWMs, and a PIE block managing all 64 peripheral interrupts with low-latency vectoring. The device uses little-endian memory ordering and supports 1.1-V core voltage for optimized performance-power tradeoff in thermal-constrained environments.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| CPU Core | C28x 32-bit fixed/floating-point processor with IEEE 754 FPU and 5-ns instruction cycle at 200 MHz |
| On-Chip Memory | 130K × 16 SARAM (zero- and one-wait states) + 8K × 16 Boot ROM for secure boot initialization |
| PWM Capability | 18 ePWM outputs with dead-band generation, trip-zone protection, and 9 HRPWM channels (55-ps MEP resolution) |
| Communication Peripherals | 2 CAN 2.0B modules, 3 SCI (UART), 2 McBSP/SPI, 2 SPI, and 1 I²C bus for multi-protocol system interfacing |
| Timing & Capture | 3 QEP modules (4-input each), 6 eCAP modules (4-event timestamp capture), and 3 32-bit CPU timers for precise event synchronization |
| External Interface | 16-/32-bit XINTF supporting >2M × 16 address space for external memory or FPGA co-processing |
| GPIO | 88 multiplexed GPIO pins with programmable input filtering, internal pullups (selectively enabled), and 4-mA drive strength |
Pinout & Package
Package: 179-ball MicroStar BGA (ZHH), 12.0 mm × 12.0 mm body size, 0.8-mm ball pitch, RoHS-compliant.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| TRST (M7) | JTAG Test Reset | Active-high signal controlling JTAG scan operation; must be pulled low during normal operation with external 2.2-kΩ resistor |
| TCK (P9) | JTAG Clock | Provides synchronous clock for boundary-scan and debug operations; requires external 2.2-kΩ pullup |
| TMS (M8) | JTAG Mode Select | Serial control input sampled on rising TCK edge to steer TAP controller state transitions |
| TDI (L6) | JTAG Data Input | Shifts instruction/data into selected JTAG register on rising TCK edge; internal pullup enabled |
| TDO (N7) | JTAG Data Output | Shifts instruction/data out of selected JTAG register on falling TCK edge; no external termination required |
| EMU0 (N9), EMU1 (L9) | Emulation Interface | Support boundary-scan entry when EMU0=high/EMU1=low and TRST rises; require 2.2–4.7-kΩ pullups |
| XRS (T1) | Reset Input | Asynchronous active-low reset pin; initiates full device reset including peripherals and memory controllers |
| XCLKIN (G2) | External Clock Input | Accepts 1–30 MHz crystal or oscillator input for PLL-based system clock generation |
Key Features
| Feature | Design Value |
|---|---|
| Floating-Point Unit (FPU) | IEEE 754 single-precision hardware accelerator enabling direct C/C++ math without software emulation overhead |
| High-Resolution PWM | 9 HRPWM outputs with 55-ps minimum pulse width resolution at 1.1-V core voltage for sub-microsecond timing control |
| Enhanced Capture (eCAP) | Six modules support single-shot capture of up to four timestamped events per trigger-essential for phase-aligned current sampling |
| Peripheral Interrupt Expansion (PIE) | Centralized 64-vector interrupt controller with prioritization and latency under 6 CPU cycles for time-critical fault response |
| Quadrature Encoder Interface (QEP) | Three independent 32-bit QEP modules decode A/B/Z encoder signals with automatic direction and position counting |
| External ADC Interface | Dedicated EXTADCCLK and EXTSOCx signals synchronize external ADC conversions with PWM zero-crossing or center-aligned triggers |
Applications
| Industrial Servo Amplifiers | Solar Inverters |
|---|---|
Use Scenario: Closed-loop torque and speed control in PMSM/BLDC motor drives with field-oriented control (FOC). IC Role / Device Role / Timing Role: Real-time execution of FOC algorithm, synchronized PWM generation, and high-speed current/voltage sampling via external ADC interface. Use Value: 200-MHz deterministic processing enables <1-µs current loop execution, while 55-ps HRPWM resolution ensures precise dead-time compensation and reduced harmonic distortion. |
Use Scenario: Grid-tied DC/AC conversion with MPPT tracking, anti-islanding detection, and reactive power regulation. IC Role / Device Role / Timing Role: Dual-CAN communication for string monitoring and grid interface, synchronized 3-phase PWM with trip-zone fault shutdown, and QEP-based isolation transformer monitoring. Use Value: Integrated 2× CAN 2.0B and 3× SCI enable redundant grid communication; 9 HRPWM channels support interleaved inverter legs for reduced EMI and thermal stress. |
| Uninterruptible Power Supplies (UPS) | Computer Numerical Control (CNC) |
Use Scenario: Bidirectional AC/DC and DC/AC conversion with battery charging, line regulation, and seamless transfer switching. IC Role / Device Role / Timing Role: Coordinated control of rectifier and inverter stages using shared SARAM buffers, real-time voltage/frequency droop control, and fast overcurrent shutdown via trip-zone inputs. Use Value: 130K × 16 SARAM provides ample buffer space for dual-stage control loops; 6-channel DMA enables concurrent ADC capture and PWM update without CPU intervention. |
Use Scenario: Multi-axis motion control with coordinated trajectory planning, interpolation, and real-time position feedback from encoders and resolvers. IC Role / Device Role / Timing Role: QEP decoding for absolute position, eCAP-based time-of-flight measurement for laser distance sensors, and ePWM-driven stepper/servo drivers. Use Value: Three independent QEP modules support simultaneous monitoring of X/Y/Z axes; 18 ePWM outputs enable full 3-axis servo drive with auxiliary cooling fan and spindle control. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar real-time control applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| TMS320C28346ZFE | 300-MHz C28x core, 258K × 16 SARAM, 256-ball ZFE BGA (17 × 17 mm) | Higher computational throughput and memory for complex multi-loop control or sensor fusion | Select when >200-MHz deterministic execution or >130KB RAM is required; requires PCB redesign due to larger package |
| TMS320C28343ZHH | 200-MHz C28x core, 98K × 16 SARAM, identical 179-ball ZHH package and pinout | Fewer ePWM/eCAP/QEP modules (6 ePWM, 4 eCAP, 2 QEP) and reduced SARAM | Select for cost-sensitive servo or UPS designs where full peripheral count is unnecessary; drop-in replacement with same footprint |
Compared with TMS320C28346ZFE, the TMS320C28345ZHHT trades peak clock speed and memory for compact 12 × 12 mm packaging; compared with TMS320C28343ZHH, it adds 12 ePWM channels, 2 eCAP modules, and 1 QEP channel-enabling higher-axis-count motion control without layout change.
Availability
TMS320C28345ZHHT is available at Aetrix Electronics and suitable for industrial servo amplifiers, solar inverters, uninterruptible power supplies, and CNC machining systems requiring stable component supply across extended production lifecycles.
Supply support for TMS320C28345ZHHT includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Texas Instruments is a global semiconductor company specializing in analog, embedded processing, and digital signal processing technologies for industrial, automotive, and communications markets.
The TMS320C28345ZHHT belongs to TI's Delfino™ MCU family, engineered specifically for high-fidelity real-time control in power conversion and motor drive systems-emphasizing floating-point precision, ultra-fast PWM, and deterministic interrupt response.
FAQ
What is the maximum operating frequency of the TMS320C28345ZHHT?
The TMS320C28345ZHHT operates at a maximum frequency of 200 MHz, corresponding to a 5-ns instruction cycle time. This rating is specified at 1.1-V core voltage and –40°C to 105°C ambient temperature. Performance scales with voltage: at 1.2-V core, the device supports up to 300 MHz, but the TMS320C28345ZHHT variant is factory-configured and tested for 200 MHz operation under industrial temperature conditions.
Does the TMS320C28345ZHHT include on-chip Flash memory?
No, the TMS320C28345ZHHT does not include on-chip Flash memory. As part of the C2834x Delfino™ series, it replaces Flash with additional high-speed SARAM (130K × 16) to maximize CPU clock speed and reduce non-deterministic fetch latency. Code execution occurs from SARAM or external memory via the XINTF interface, requiring external Flash or EEPROM for non-volatile program storage.
How many HRPWM outputs does the TMS320C28345ZHHT support?
The TMS320C28345ZHHT supports nine HRPWM outputs-specifically EPWM1A through EPWM9A-with 55-ps minimum effective pulse width (MEP) resolution when operating at 1.1-V core voltage. These outputs derive from the nine ePWM modules and provide sub-nanosecond timing granularity for advanced dead-band control and carrier-based PWM chopping in high-frequency power converters.
What is the package type and ball count for the TMS320C28345ZHHT?
The TMS320C28345ZHHT uses a 179-ball MicroStar BGA (ZHH) package with 12.0 mm × 12.0 mm body dimensions and 0.8-mm ball pitch. This compact BGA footprint is mechanically and electrically compatible with other ZHH variants in the C2834x family, including TMS320C28343ZHH and TMS320C28341ZHH, enabling scalable design reuse across performance tiers.
Which communication interfaces are integrated into the TMS320C28345ZHHT?
The TMS320C28345ZHHT integrates two CAN 2.0B modules, three SCI (UART) ports, two McBSP modules (configurable as SPI), two standalone SPI modules, and one I²C bus. All interfaces are accessible via multiplexed GPIO pins and support DMA-driven operation to minimize CPU load during high-throughput data transfers in industrial networking and sensor aggregation applications.
TMS320C28345ZHHT Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Texas Instruments
- Series:
- TMS320C2834x Delfino™
- Package/Case:
- 179-LFBGA
- Packaging:
- Tray
- Product Status:
- Obsolete
- Type:
- Floating Point
- Interface:
- CAN, EBI/EMI, I2C, McBSP, SCI, SPI
- Clock Rate:
- 200MHz
- Non-Volatile Memory:
- ROM (16kB)
- On-Chip RAM:
- 516kB
- Voltage - I/O:
- 3.30V
- Voltage - Core:
- 1.10V
- Operating Temperature:
- -40°C ~ 105°C (TJ)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 179-BGA MicroStar (12x12)
TMS320C28345ZHHT FAQ
1.How can I place an order for TMS320C28345ZHHT through Aetrix?
Please submit a Request for Quotation (RFQ) for TMS320C28345ZHHT on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for TMS320C28345ZHHT reliable?
The price and inventory of TMS320C28345ZHHT are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for TMS320C28345ZHHT is usually 5 days.
3.What payment methods are accepted for TMS320C28345ZHHT?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for TMS320C28345ZHHT transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for TMS320C28345ZHHT?
TMS320C28345ZHHT orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your TMS320C28345ZHHT order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for TMS320C28345ZHHT?
For technical support, including TMS320C28345ZHHT datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your TMS320C28345ZHHT requirements.
6.How does Aetrix verify that TMS320C28345ZHHT is sourced from the original manufacturer or authorized distributors?
All TMS320C28345ZHHT products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that TMS320C28345ZHHT meets industry standards.
7.What is the process for return or replacement of TMS320C28345ZHHT?
All TMS320C28345ZHHT units undergo pre-shipment inspection (PSI). If there is an issue with TMS320C28345ZHHT, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The TMS320C28345ZHHT part is unused and in its original packaging.
Return procedure for TMS320C28345ZHHT:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
TMS320C28345ZHHT Tags
-
TMS320C5535AZAY10
Texas Instruments

-
TMS320VC5501PGF300
Texas Instruments

-
ADSP-BF592KCPZ
Analog Devices Inc.

-
ADAU1463WBCPZ150
Analog Devices Inc.

-
TMS320VC5402PGE100
Texas Instruments

-
ADAU1701JSTZ-RL
Analog Devices Inc.

-
ADAU1701JSTZ
Analog Devices Inc.

-
TMS320VC5502PGF300
Texas Instruments

-
ADAU1462WBCPZ300RL
Analog Devices Inc.

-
ADAU1452KCPZRL
Analog Devices Inc.

-
ADAU1452WBCPZ-RL
Analog Devices Inc.

-
TMS320C6747DZKB3
Texas Instruments
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

