Texas Instruments TMS320C6747DZKB4
- Part No.:
- TMS320C6747DZKB4
- Manufacturer:
- Texas Instruments
- Category:
- DSP (Digital Signal Processors)
- Package:
- 256-BGA
- Datasheet:
-
TMS320C6747DZKB4.pdf
- Description:
- IC DSP FIX/FLOAT POINT 256BGA
- Quantity:
- Payment:

- Shipping:

Inventory:180
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
TMS320C6747DZKB4 from Texas Instruments is a fixed- and floating-point VLIW digital signal processor with 456-MHz C674x core, 448KB on-chip RAM (32KB L1P, 32KB L1D, 256KB L2, 128KB shared), 3 McASPs, USB 2.0 OTG + USB 1.1 OHCI, LCD controller, and 10/100 EMAC - deployed in professional audio systems requiring real-time multichannel audio processing and deterministic low-latency I/O.
For engineers reviewing the TMS320C6747DZKB4 datasheet, TMS320C6747DZKB4 pinout, TMS320C6747DZKB4 application, or TMS320C6747DZKB4 equivalent, key selection criteria include its 456-MHz floating-point throughput (2736 MFLOPS), dual SDRAM interfaces (EMIFA + EMIFB), PRUSS subsystem for offloading real-time tasks, and industrial-temperature-rated 256-ball PBGA (ZKB) package.
Technical Context
The TMS320C6747DZKB4 implements a load-store VLIW architecture with eight functional units (.M1/.M2 multiply, .L1/.L2 arithmetic/logic, .D1/.D2 load/store, .S1/.S2 shift/compare), 64 general-purpose 32-bit registers, and IEEE 754 SP/DP floating-point support - enabling four SP additions per cycle and two SP reciprocal approximations per cycle. Its memory subsystem integrates flexible cache/RAM partitioning across L1P, L1D, and unified 256KB L2.
Peripherally, it integrates three configurable McASPs supporting TDM/I²S/DIT, dual USB controllers (USB0 OTG + USB1 OHCI), 10/100 EMAC with RMII, HPI interface, RTC with 32-kHz oscillator, and PRUSS with two 32-bit RISC cores - all coordinated via a centralized switched central resource and power-management domain with clock gating.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| CPU Core | C674x VLIW DSP, 456 MHz at 1.3V - delivers 2736 MFLOPS for real-time floating-point audio algorithms. |
| On-Chip Memory | 448 KB RAM: 32KB L1P, 32KB L1D, 256KB L2 unified, plus 128KB shared RAM - enables zero-wait-state DSP execution and host co-processing without contention. |
| Audio Interfaces | 3 McASPs with FIFOs, 28 serial data pins, TDM/I²S/DIT support - allows simultaneous multi-zone audio playback, recording, and digital interface bridging. |
| USB Connectivity | USB 2.0 OTG (high/full-speed host/device) + USB 1.1 OHCI (full-speed host) with integrated PHYs - eliminates external transceivers for embedded audio streaming and firmware update paths. |
| External Memory | EMIFA (NAND/NOR/SDRAM) + EMIFB (16/32-bit SDRAM, 256MB address space) - supports boot from NAND, local code/data storage, and high-bandwidth frame buffers. |
| Real-Time Peripherals | PRUSS (2× 32-bit RISC cores, 4KB IRAM + 512B DRAM each), eHRPWM (6 outputs), eCAP (3 modules), eQEP (2 modules) - handles motor control, sensor timing, and protocol offload independent of DSP core. |
| Package & Temp | 256-ball PBGA (ZKB), 1.0-mm pitch, 17×17 mm - qualified for industrial temperature range (–40°C to 85°C) with thermal resistance θJA = 29.5°C/W. |
Pinout & Package
256-ball Pb-free plastic ball grid array (PBGA) package with 1.0-mm ball pitch, 17.0 mm × 17.0 mm body size, and industrial-temperature rating. Pin functions are multiplexed across peripherals including McASP, EMIF, USB, UART, SPI, I²C, GPIO, and JTAG.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| CLKIN | Input clock source | Accepts 24–48 MHz crystal or external oscillator; feeds PLL for CPU, EMIF, and peripheral clocks. |
| CVDD | DSP core supply | 1.3-V nominal supply (456-MHz operation); requires tight regulation and local decoupling. |
| USB0_DM / USB0_DP | USB 2.0 OTG differential pair | High-speed (480 Mbps) or full-speed (12 Mbps) data lines; internal termination and PHY eliminate external components. |
| EMIFB_D[31:0] | EMIFB data bus | 32-bit bidirectional SDRAM data path supporting 256MB address space at up to 133 MHz. |
| McASP0_AXR0–AXR15 | McASP0 serial data lines | 16-channel TDM-capable transmit/receive pins with programmable clock/frame sync polarity and delay. |
Key Features
| Feature | Design Value |
|---|---|
| Two-level cache architecture | L1P/L1D configurable as RAM or cache; L2 partitionable between mapped RAM and cache - enables deterministic latency for real-time audio buffers and algorithm code. |
| Enhanced DMA (EDMA3) | 32 independent channels + 8 QDMA channels with transfer chaining - sustains concurrent McASP, EMIF, and USB data movement without CPU intervention. |
| Programmable Real-Time Unit Subsystem (PRUSS) | Two autonomous 32-bit RISC cores with dedicated instruction/data RAM - executes time-critical PWM, encoder, or protocol logic while DSP handles signal processing. |
| Flexible boot options | Supports boot from NAND, NOR, SPI flash, UART, or EMAC - simplifies field firmware updates and secure manufacturing provisioning. |
| Power management | Integrated PSC with clock gating per module, software-controllable PRUSS disable, and multiple low-power states - reduces active power to <1.2 W at 456 MHz. |
Applications
| Professional Audio Mixer | Networked Soundbar |
|---|---|
Use Scenario: Multi-input, multi-output digital mixing console with effects processing, EQ, and real-time monitoring. IC Role / Device Role / Timing Role: Primary DSP engine executing FIR/IIR filters, dynamics processing, and routing logic with sub-100 µs loop latency. Use Value: 456-MHz floating-point performance and 3 McASPs enable 32-channel I/O with 24-bit/96 kHz resolution and concurrent 128-band parametric EQ. |
Use Scenario: Compact soundbar with Wi-Fi/Bluetooth audio input, HDMI ARC passthrough, and virtual surround synthesis. IC Role / Device Role / Timing Role: Central audio processor handling format conversion, upmixing, beamforming, and USB HID control interface. Use Value: Integrated USB 2.0 OTG and EMAC allow direct connection to streaming dongles and network audio sources without companion MCUs. |
| Automotive Infotainment Head Unit | Industrial Audio Analytics Gateway |
Use Scenario: In-vehicle head unit supporting voice-controlled navigation, multi-zone audio, and rear-seat entertainment. IC Role / Device Role / Timing Role: Main audio subsystem controller managing McASP-linked codecs, CAN-based UI commands, and USB media playback. Use Value: PRUSS offloads CAN protocol stack and PWM-driven display backlight control, freeing DSP core for acoustic echo cancellation and noise suppression. |
Use Scenario: Edge gateway analyzing factory floor audio for predictive maintenance using spectral anomaly detection. IC Role / Device Role / Timing Role: Real-time feature extraction node capturing wideband microphone data and running FFT-based classification models. Use Value: 256KB L2 RAM and EDMA3 enable continuous 192 kHz mono capture into circular buffers while DSP executes overlapping 4096-point FFTs every 20 ms. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar DSP applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| TMS320C6745PTP | Lower 375-MHz max frequency; no LCD controller, USB1 OHCI, HPI, RTC, or 128KB shared RAM; 176-pin TQFP package. | Targeted at cost-sensitive audio endpoints without display or high-speed host connectivity. | Select when system requires only 2 McASPs, single USB device mode, and lower BOM cost - but accept reduced compute headroom and peripheral count. |
| OMAP-L138AZWT | ARM9 + C674x dual-core; identical C674x DSP subsystem but adds ARM9 for Linux-based control; same ZKB package and pinout. | Suitable for applications needing rich OS services (TCP/IP stack, file system) alongside DSP processing. | Choose when firmware complexity demands Linux RTOS integration, and board layout can accommodate identical footprint and power delivery. |
Compared with TMS320C6747DZKB4, TMS320C6745PTP trades peripheral richness and peak performance for lower cost and simpler packaging, while OMAP-L138AZWT extends capability with an ARM9 coprocessor for hybrid control+DSP workloads - neither is pin-compatible, but OMAP-L138AZWT shares identical ZKB mechanical and electrical interface specifications.
Availability
TMS320C6747DZKB4 is available at Aetrix Electronics and suitable for professional audio mixers, networked soundbars, automotive infotainment systems, and industrial audio analytics gateways requiring stable component supply and long-term industrial-grade availability.
Supply support for TMS320C6747DZKB4 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Texas Instruments is a global semiconductor company headquartered in Dallas, Texas, designing analog, embedded processing, and wireless chips for industrial, automotive, and consumer markets.
The TMS320C6747DZKB4 belongs to TI's C6000™ DSP platform and was engineered specifically for low-power, high-fidelity audio and communications applications where floating-point precision, multichannel I/O, and real-time determinism are critical.
FAQ
What is the maximum operating frequency of the TMS320C6747DZKB4 and what voltage is required?
The TMS320C6747DZKB4 operates at up to 456 MHz when supplied with a 1.3-V core voltage (CVDD). At 1.2 V, its maximum frequency is 375 MHz. Both configurations are supported across the industrial temperature range (–40°C to 85°C), and the device includes internal PLL circuitry to generate required clock domains from a 24–48 MHz input crystal or oscillator.
Does the TMS320C6747DZKB4 support boot from NAND flash, and how is it configured?
Yes, the TMS320C6747DZKB4 supports NAND flash boot via its EMIFA interface. Boot configuration is controlled by strap pins (SYSBOOT[5:0]) during reset; setting SYSBOOT[5:0] = 0x0A selects NAND boot mode. The internal ROM bootloader initializes EMIFA, reads the first 128 KB from NAND, and executes the user application - eliminating need for external boot PROM or host processor.
How many McASP interfaces does the TMS320C6747DZKB4 include, and what audio protocols do they support?
The TMS320C6747DZKB4 includes three Multichannel Audio Serial Ports (McASP0–McASP2), each with independent clock zones, 16/9 serializers, and FIFO buffers. They support TDM, I²S, left-justified, right-justified, and DIT (McASP2 only) formats - enabling simultaneous connection to multiple codecs, DACs, ADCs, and digital audio transceivers in complex audio routing topologies.
Is the PRUSS subsystem present on the TMS320C6747DZKB4, and what resources does it provide?
Yes, the TMS320C6747DZKB4 integrates a Programmable Real-Time Unit Subsystem (PRUSS) with two independent 32-bit RISC cores. Each PRU has 4 KB of instruction RAM and 512 bytes of data RAM, runs at CPU clock speed, and features dedicated interrupt controller and switched central resource access - allowing deterministic real-time tasks like PWM generation, encoder counting, or custom protocol handling without loading the main DSP core.
What USB capabilities does the TMS320C6747DZKB4 offer, and are external PHYs required?
The TMS320C6747DZKB4 integrates two USB controllers: USB0 is a USB 2.0 OTG port supporting high-speed (480 Mbps), full-speed (12 Mbps), and low-speed (1.5 Mbps) host/device modes; USB1 is a USB 1.1 OHCI host controller supporting full-speed only. Both include fully integrated PHYs - no external transceivers or resistors are needed beyond standard USB ESD protection and series termination.
TMS320C6747DZKB4 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Texas Instruments
- Series:
- TMS320C674x
- Package/Case:
- 256-BGA
- Packaging:
- Tray
- Product Status:
- Active
- Type:
- Fixed/Floating Point
- Interface:
- EBI/EMI, Ethernet MAC, Host Interface, I2C, McASP, SPI, UART, USB
- Clock Rate:
- 456MHz
- Non-Volatile Memory:
- External
- On-Chip RAM:
- 448kB
- Voltage - I/O:
- 3.30V
- Voltage - Core:
- 1.20V
- Operating Temperature:
- 0°C ~ 90°C (TJ)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 256-BGA (17x17)
TMS320C6747DZKB4 FAQ
1.How can I place an order for TMS320C6747DZKB4 through Aetrix?
Please submit a Request for Quotation (RFQ) for TMS320C6747DZKB4 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for TMS320C6747DZKB4 reliable?
The price and inventory of TMS320C6747DZKB4 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for TMS320C6747DZKB4 is usually 5 days.
3.What payment methods are accepted for TMS320C6747DZKB4?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for TMS320C6747DZKB4 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for TMS320C6747DZKB4?
TMS320C6747DZKB4 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your TMS320C6747DZKB4 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for TMS320C6747DZKB4?
For technical support, including TMS320C6747DZKB4 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your TMS320C6747DZKB4 requirements.
6.How does Aetrix verify that TMS320C6747DZKB4 is sourced from the original manufacturer or authorized distributors?
All TMS320C6747DZKB4 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that TMS320C6747DZKB4 meets industry standards.
7.What is the process for return or replacement of TMS320C6747DZKB4?
All TMS320C6747DZKB4 units undergo pre-shipment inspection (PSI). If there is an issue with TMS320C6747DZKB4, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The TMS320C6747DZKB4 part is unused and in its original packaging.
Return procedure for TMS320C6747DZKB4:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
TMS320C6747DZKB4 Tags
-
TMS320C5535AZAY10
Texas Instruments

-
TMS320VC5501PGF300
Texas Instruments

-
ADSP-BF592KCPZ
Analog Devices Inc.

-
ADAU1463WBCPZ150
Analog Devices Inc.

-
TMS320VC5402PGE100
Texas Instruments

-
ADAU1701JSTZ-RL
Analog Devices Inc.

-
ADAU1701JSTZ
Analog Devices Inc.

-
TMS320VC5502PGF300
Texas Instruments

-
ADAU1462WBCPZ300RL
Analog Devices Inc.

-
ADAU1452KCPZRL
Analog Devices Inc.

-
ADAU1452WBCPZ-RL
Analog Devices Inc.

-
TMS320C6747DZKB3
Texas Instruments
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
