Texas Instruments TMS320C6748BZWT4
- Part No.:
- TMS320C6748BZWT4
- Manufacturer:
- Texas Instruments
- Category:
- DSP (Digital Signal Processors)
- Package:
- 361-LFBGA
- Datasheet:
-
TMS320C6748BZWT4.pdf
- Description:
- IC DSP FIX/FLOAT POINT 361NFBGA
- Quantity:
- Payment:

- Shipping:

Inventory:1,701
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
TMS320C6748BZWT4 from Texas Instruments is a fixed- and floating-point digital signal processor (DSP) based on the C674x VLIW core, operating at 456 MHz with 32KB L1P/L1D cache and 256KB L2 unified RAM/cache. It integrates EMAC, USB 2.0 OTG + USB 1.1 OHCI, SATA I/II, dual McASP/McBSP, and PRUSS for real-time offload-enabling low-power audio/video processing in embedded vision systems.
For engineers reviewing the TMS320C6748BZWT4 datasheet, TMS320C6748BZWT4 pinout, TMS320C6748BZWT4 application, or TMS320C6748BZWT4 equivalent, key selection criteria include its 456-MHz C674x DSP performance (2746 MFLOPS), dual DDR2/mDDR + EMIFA memory support, hardware-accelerated secure boot (AES-128/SHA-256), and 361-ball 0.80-mm-pitch NFBGA package compatibility with industrial temperature range operation.
Technical Context
The TMS320C6748BZWT4 implements a two-level cache hierarchy: 32KB L1P direct-mapped program cache and 32KB L1D 2-way set-associative data cache feed a 256KB L2 unified mapped RAM/cache configurable as RAM, cache, or hybrid. Its C674x core supports IEEE SP/DP floating-point, mixed-precision multiply (2 SP×SP→SP/cycle), and byte-addressable 8-/16-/32-/64-bit data with 8-bit overflow protection.
Peripheral integration centers on deterministic real-time control: EDMA3 with 64 independent DMA channels, PRUSS with two 32-bit RISC cores (4KB IRAM + 512B DRAM each), eHRPWM with dead-band generation, and eCAP with four-event timestamp capture-coordinated via a switched central resource and dedicated interrupt controller.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| CPU Core | C674x VLIW DSP with 6 ALUs + 2 multipliers; enables parallel execution of up to 8 instructions/cycle for signal processing workloads. |
| Max Clock Frequency | 456 MHz at 1.3V core supply; delivers 2746 MFLOPS for real-time floating-point computation in vision/audio algorithms. |
| On-Chip Memory | 32KB L1P cache, 32KB L1D cache, 256KB L2 unified RAM/cache, plus 128KB shared RAM-supports zero-wait-state DSP execution and host co-processing. |
| Memory Interfaces | EMIFA (NOR/NAND/SDRAM) + DDR2/mDDR controller (16-bit, 256MB address space); enables flexible external storage and high-bandwidth video frame buffering. |
| Security | TI Basic Secure Boot with AES-128 encryption and SHA-256 validation; protects boot image integrity and prevents unauthorized firmware modification. |
| Package | 361-ball NFBGA (ZWT suffix), 16.0 mm × 16.0 mm, 0.80-mm ball pitch; qualified for industrial temperature range (–40°C to 105°C). |
| Peripherals | EMAC (MII/RMII), USB 2.0 OTG + USB 1.1 OHCI, SATA I/II, uPP, VPIF, LCD controller, 3 UARTs, 2 SPIs, 2 I²C, 2 McBSPs, 1 McASP, PRUSS, eHRPWM, eCAP. |
Pinout & Package
Package: 361-ball NFBGA (ZWT), 16.0 mm × 16.0 mm body, 0.80-mm ball pitch, RoHS-compliant, industrial temperature grade (–40°C to 105°C).
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VDD_CORE | DSP core power supply | 1.3V nominal (456 MHz operation); requires tight regulation and local decoupling for stable high-frequency execution. |
| VDD_IO | I/O bank power supply | Configurable 1.8V or 3.3V; supports mixed-voltage interfacing with peripherals like DDR2, NAND, or UART transceivers. |
| CLKIN | External clock input | Accepts 24–38.4 MHz crystal or oscillator; feeds PLL for generating internal 456-MHz CPU and peripheral clocks. |
| RESETn | Active-low asynchronous reset | Asserted to initialize all logic blocks, clear caches, and force boot sequence from selected interface (EMIFA/NAND/USB). |
| BOOT[4:0] | Boot mode configuration pins | Five-pin strap determines boot source (e.g., NAND flash, SPI EEPROM, USB host); latched at power-on reset. |
| EMU0/EMU1 | JTAG emulation interface | Supports boundary-scan testing and debug via IEEE 1149.1; disabled by default in secure boot mode for IP protection. |
Key Features
| Feature | Design Value |
|---|---|
| Floating-point acceleration | IEEE SP/DP compliance with 4 SP adds/clock and 2 SP×SP→SP multiplies/clock-enables real-time FFT, filtering, and matrix math without software emulation. |
| PRU subsystem | Two independent 32-bit RISC cores (4KB IRAM + 512B DRAM each) offload time-critical I/O tasks (e.g., PWM timing, protocol bridging) from main DSP core. |
| Secure boot enforcement | AES-128 decryption + SHA-256 authentication of boot image stored in external flash-prevents runtime tampering and ensures trusted code execution from power-up. |
| High-throughput interconnect | EDMA3 with 64 independent channels and 3 transfer controllers enables concurrent memory moves (e.g., ADC capture → L2 → DDR2) without CPU intervention. |
| Video/audio I/O flexibility | VPIF (dual 8-bit BT.656 capture/display), McASP (16 serializers, TDM/I²S/DIT), and uPP (8–16-bit DDR transfers) support multi-sensor imaging and HD audio streaming. |
Applications
| Biometric Identification System | Currency Inspection Terminal |
|---|---|
|
Use Scenario: Real-time fingerprint or iris matching against encrypted templates stored in NAND flash. IC Role / Device Role / Timing Role: TMS320C6748BZWT4 executes feature extraction (Gabor filters), template comparison (Hamming distance), and secure result reporting via EMAC/USB. Use Value: 456-MHz C674x core processes 512×512 biometric images in <120 ms; AES-128 boot + runtime encryption safeguards template database. |
Use Scenario: High-speed banknote validation using spectral analysis, watermark detection, and serial number OCR. IC Role / Device Role / Timing Role: TMS320C6748BZWT4 acquires multispectral sensor data via McASP/uPP, runs convolutional neural network inference, and drives LCD/USB output. Use Value: Dual DDR2 interface buffers 1080p sensor streams; eHRPWM controls precision LED illumination; SATA stores calibration profiles. |
| Low-End Machine Vision Camera | Industrial Ethernet Gateway |
|
Use Scenario: Embedded camera performing edge detection, barcode reading, and defect classification on production lines. IC Role / Device Role / Timing Role: TMS320C6748BZWT4 captures raw image data via VPIF, applies Sobel/Canny filters in L1 cache, and transmits results over EMAC. Use Value: 256KB L2 cache holds full 1280×720 frame; PRUSS handles GPIO-triggered capture timing; eCAP timestamps motion events with 1-ns resolution. |
Use Scenario: Protocol translation between fieldbus devices (Modbus RTU) and cloud-connected Ethernet networks. IC Role / Device Role / Timing Role: TMS320C6748BZWT4 runs dual-stack TCP/IP + Modbus master/slave firmware, manages USB/SD card logging, and secures OTA updates. Use Value: EMAC + MDIO configures external PHYs; 128KB shared RAM isolates network stack from DSP tasks; secure boot validates firmware signatures pre-execution. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar DSP applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| TMS320C6747BZWT4 | 375-MHz C674x core, 128KB L2 RAM only (no L2 cache), no SATA or PRUSS; same ZWT package. | Lacks hardware-accelerated video I/O (VPIF), secure boot, and PRU real-time offload-suited for cost-sensitive audio-only applications. | Select when lower power (1.2V core) and reduced peripheral count suffice; not suitable for vision or secure firmware deployment. |
| OMAP-L138BZWT4 | ARM9 + C674x dual-core; identical C674x DSP subsystem but adds ARM926EJ-S running Linux; same ZWT package and pinout. | Enables heterogeneous compute (ARM for UI/networking + DSP for signal processing); requires dual-core OS support and larger BOM. | Choose when system demands rich OS services (TCP/IP stack, GUI, file system) alongside DSP acceleration-adds complexity but expands software ecosystem. |
Compared with TMS320C6748BZWT4, the C6747BZWT4 reduces cost and power at the expense of SATA, PRUSS, and security features, while the OMAP-L138BZWT4 adds ARM-based system management capability at higher design complexity and thermal load.
Availability
TMS320C6748BZWT4 is available at Aetrix Electronics and suitable for biometric identification, currency inspection, low-end machine vision, and industrial Ethernet gateway applications requiring stable component supply across extended product lifecycles.
Supply support for TMS320C6748BZWT4 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Texas Instruments is a global semiconductor company specializing in analog, embedded processing, and connectivity technologies, with decades of leadership in DSP innovation and industrial-grade reliability.
The TMS320C6748BZWT4 belongs to TI's C6000™ DSP platform, designed specifically for low-power, high-performance signal processing in resource-constrained embedded systems where real-time determinism and peripheral integration are critical.
FAQ
What is the maximum operating frequency of the TMS320C6748BZWT4 and what voltage is required?
The TMS320C6748BZWT4 operates at a maximum frequency of 456 MHz, which requires a core supply voltage (VDD_CORE) of 1.3 V. This voltage level is specified in the recommended operating conditions for the 456-MHz speed grade and must be tightly regulated with appropriate decoupling to ensure stable high-frequency operation of the C674x DSP core.
Does the TMS320C6748BZWT4 support secure boot, and what cryptographic algorithms does it use?
Yes, the TMS320C6748BZWT4 implements TI Basic Secure Boot using AES-128 for boot image encryption and SHA-256 for image authentication. The boot ROM validates the decrypted image before execution, and the JTAG port is locked by default to prevent unauthorized debug access-ensuring that only cryptographically verified firmware runs on the TMS320C6748BZWT4.
What memory interfaces does the TMS320C6748BZWT4 provide for external storage?
The TMS320C6748BZWT4 provides two independent external memory interfaces: an EMIFA supporting NOR/NAND flash and 16-bit SDRAM, and a DDR2/mDDR memory controller supporting 16-bit DDR2 or mobile DDR with up to 256 MB address space. These interfaces enable simultaneous access to code storage (NAND), real-time buffers (DDR2), and legacy peripherals (EMIFA).
Can the TMS320C6748BZWT4 connect to video sensors and displays, and which interfaces are used?
Yes, the TMS320C6748BZWT4 supports video I/O through its Video Port Interface (VPIF), which provides two 8-bit BT.656 capture channels and two 8-bit BT.656 display channels-or single 16-bit raw video paths. It also includes an LCD controller and uPP for parallel FPGA or image sensor interfacing, enabling direct connection to CMOS sensors and display panels without external bridge ICs.
What is the role of the PRU subsystem in the TMS320C6748BZWT4, and how is it configured?
The PRU subsystem in the TMS320C6748BZWT4 consists of two independent 32-bit RISC cores (PRU0 and PRU1), each with 4KB instruction RAM and 512 bytes data RAM. It is configured via the PRUSS module registers and can be disabled in software to reduce power. Each PRU exposes register R30 externally, enabling synchronized control of peripherals like eHRPWM or GPIO-offloading deterministic timing tasks from the main C674x DSP core.
TMS320C6748BZWT4 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Texas Instruments
- Series:
- TMS320C674x
- Package/Case:
- 361-LFBGA
- Packaging:
- Tray
- Product Status:
- Obsolete
- Type:
- Fixed/Floating Point
- Interface:
- EBI/EMI, Ethernet MAC, Host Interface, I2C, McASP, SPI, UART, USB
- Clock Rate:
- 456MHz
- Non-Volatile Memory:
- External
- On-Chip RAM:
- 448kB
- Voltage - I/O:
- 1.8V, 3.3V
- Voltage - Core:
- 1.30V
- Operating Temperature:
- 0°C ~ 90°C (TJ)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 361-NFBGA (16x16)
TMS320C6748BZWT4 FAQ
1.How can I place an order for TMS320C6748BZWT4 through Aetrix?
Please submit a Request for Quotation (RFQ) for TMS320C6748BZWT4 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for TMS320C6748BZWT4 reliable?
The price and inventory of TMS320C6748BZWT4 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for TMS320C6748BZWT4 is usually 5 days.
3.What payment methods are accepted for TMS320C6748BZWT4?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for TMS320C6748BZWT4 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for TMS320C6748BZWT4?
TMS320C6748BZWT4 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your TMS320C6748BZWT4 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for TMS320C6748BZWT4?
For technical support, including TMS320C6748BZWT4 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your TMS320C6748BZWT4 requirements.
6.How does Aetrix verify that TMS320C6748BZWT4 is sourced from the original manufacturer or authorized distributors?
All TMS320C6748BZWT4 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that TMS320C6748BZWT4 meets industry standards.
7.What is the process for return or replacement of TMS320C6748BZWT4?
All TMS320C6748BZWT4 units undergo pre-shipment inspection (PSI). If there is an issue with TMS320C6748BZWT4, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The TMS320C6748BZWT4 part is unused and in its original packaging.
Return procedure for TMS320C6748BZWT4:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
TMS320C6748BZWT4 Tags
-
TMS320C5535AZAY10
Texas Instruments

-
TMS320VC5501PGF300
Texas Instruments

-
ADSP-BF592KCPZ
Analog Devices Inc.

-
ADAU1463WBCPZ150
Analog Devices Inc.

-
TMS320VC5402PGE100
Texas Instruments

-
ADAU1701JSTZ-RL
Analog Devices Inc.

-
ADAU1701JSTZ
Analog Devices Inc.

-
TMS320VC5502PGF300
Texas Instruments

-
ADAU1462WBCPZ300RL
Analog Devices Inc.

-
ADAU1452KCPZRL
Analog Devices Inc.

-
ADAU1452WBCPZ-RL
Analog Devices Inc.

-
TMS320C6747DZKB3
Texas Instruments
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

