Texas Instruments TMS320C6748BZWTD4
- Part No.:
- TMS320C6748BZWTD4
- Manufacturer:
- Texas Instruments
- Category:
- DSP (Digital Signal Processors)
- Package:
- 361-LFBGA
- Datasheet:
-
TMS320C6748BZWTD4.pdf
- Description:
- IC DSP FIX/FLOAT POINT 361NFBGA
- Quantity:
- Payment:

- Shipping:

Inventory:4,039
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
TMS320C6748BZWTD4 from Texas Instruments is a fixed- and floating-point digital signal processor (DSP) based on the C674x VLIW core, operating at 456 MHz with 32KB L1P/L1D cache, 256KB L2 unified RAM/cache, and integrated peripherals including EMAC, USB 2.0 OTG, SATA I/II, and PRUSS. It targets low-power embedded signal processing in biometric identification and machine vision systems.
For engineers reviewing the TMS320C6748BZWTD4 datasheet, TMS320C6748BZWTD4 pinout, TMS320C6748BZWTD4 application, or TMS320C6748BZWTD4 equivalent, key selection criteria include its 456-MHz C674x DSP core, dual-USB support (OTG + OHCI), DDR2/mDDR memory controller, secure boot capability (AES-128/SHA-256), and 361-ball PBGA package with 0.80-mm pitch.
Technical Context
The TMS320C6748BZWTD4 implements a two-level cache hierarchy: 32KB L1P direct-mapped program cache and 32KB L1D 2-way set-associative data cache feed a 256KB L2 unified mapped RAM/cache configurable as RAM, cache, or hybrid. Its C674x core supports IEEE SP/DP floating-point arithmetic, up to 2746 MFLOPS, and mixed-precision multiply operations including 2 SP×SP→SP per cycle.
Peripherals are tightly coupled via high-bandwidth interconnect: EDMA3 with 64 independent DMA channels manages data movement between 128KB shared RAM, external memories (EMIFA/DDR2), and 16-channel McASP; PRUSS provides real-time offload with two 32-bit RISC cores (4KB IRAM + 512B DRAM each), while hardware-accelerated SATA NCQ (32-entry) and EMAC (MII/RMII) enable storage and network connectivity without CPU overhead.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| CPU Core | C674x VLIW DSP, 456 MHz at 1.3V core supply - delivers 2746 MFLOPS for real-time floating-point workloads. |
| L1 Memory | 32KB L1P program cache (direct-mapped) + 32KB L1D data cache (2-way set-associative) - enables deterministic instruction/data access latency. |
| L2 Memory | 256KB unified mapped RAM/cache - configurable partitioning supports simultaneous DSP and host access with minimal contention. |
| External Memory | DDR2/mDDR controller (16-bit, 256-MB address space) + EMIFA (NOR/NAND/SDRAM) - enables flexible, high-bandwidth memory expansion. |
| Security | TI Basic Secure Boot with AES-128 encryption and SHA-256 validation - protects boot image integrity and prevents unauthorized firmware execution. |
| USB Interfaces | USB 2.0 OTG (high/full/low-speed) + USB 1.1 OHCI host - provides dual-role connectivity for peripheral attachment and host control. |
| SATA | SATA I/II controller (1.5/3.0 Gbps) with hardware NCQ (32 entries) - enables direct, high-throughput mass storage interfacing. |
Pinout & Package
Package: 361-ball NFBGA (ZWT suffix), 16.0 mm × 16.0 mm body size, 0.80-mm ball pitch, RoHS-compliant.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VDD_CORE | DSP core power supply | 1.3V nominal (1.0–1.3V range) - supplies C674x CPU and L1/L2 caches; requires tight regulation for 456-MHz operation. |
| VDD_IO | I/O bank power supply | Configurable 1.8V or 3.3V - supports mixed-voltage signaling across GPIO, UART, SPI, I2C, and EMAC interfaces. |
| CLKIN | External clock input | Accepts 24–50 MHz crystal or oscillator - feeds PLL to generate internal clocks for CPU, DDR2, USB, and SATA subsystems. |
| RESETn | Active-low reset input | Synchronous deassertion required after power stabilization - initiates cold boot sequence from ROM or configured boot device. |
| BOOT[4:0] | Boot mode configuration pins | Five-pin strap determines boot source (EMIF, NAND, SPI, UART, or USB) - defines initial code fetch path before software reconfiguration. |
Key Features
| Feature | Design Value |
|---|---|
| PRU Subsystem | Two independent 32-bit RISC PRU cores (4KB IRAM + 512B DRAM each) - enables deterministic real-time I/O control and protocol offload without CPU intervention. |
| eHRPWM + eCAP | Two enhanced PWM modules (6 single/dual-edge outputs with dead-band) + three 32-bit capture modules - supports motor control, power conversion, and encoder interface timing-critical functions. |
| Video & Audio I/O | VPIF (dual 8-bit BT.656 capture/display) + McASP (16 serializers, TDM/I2S/DIT) - enables direct connection to cameras, displays, and audio codecs in vision/audio systems. |
| Universal Parallel Port | uPP with 8–16-bit programmable width, SDR/DDR transfers, and START/ENABLE/WAIT controls - provides high-speed FPGA or ADC/DAC interfacing with precise handshaking. |
| Network & Storage | 10/100 EMAC (MII/RMII) + SATA I/II (3.0 Gbps) - integrates wired networking and solid-state storage without external controllers or bridges. |
Applications
| Biometric Identification Terminal | Currency Inspection System |
|---|---|
Use Scenario: Real-time fingerprint or iris matching against local database in access control kiosk. IC Role / Device Role / Timing Role: Primary DSP executing feature extraction, template comparison, and decision logic with sub-100ms latency. Use Value: 456-MHz C674x core + 256KB L2 cache enables fast FFT and correlation algorithms; secure boot ensures trusted identity verification firmware. |
Use Scenario: High-speed banknote validation using image analysis and spectral signature detection. IC Role / Device Role / Timing Role: Central processor managing camera interface (VPIF), image preprocessing (McASP/McBSP), and classification engine. Use Value: Dual 16-bit McBSPs support multi-sensor synchronization; 128KB shared RAM buffers raw image data while DSP processes features. |
| Low-End Machine Vision Camera | Industrial Networked Data Logger |
Use Scenario: Embedded vision system capturing and analyzing conveyor-belt objects for defect detection. IC Role / Device Role / Timing Role: Vision coprocessor handling image acquisition (VPIF), edge detection, and binary decision output via GPIO/eHRPWM. Use Value: Hardware-accelerated McASP and uPP enable direct sensor/FPGA integration; PRUSS handles real-time trigger timing and I/O state machines. |
Use Scenario: Remote environmental monitoring node aggregating sensor data over Ethernet and storing logs to SATA SSD. IC Role / Device Role / Timing Role: System-on-chip controller managing EMAC, SATA, RTC, and multiple serial interfaces (UART/SPI/I2C). Use Value: Integrated 10/100 EMAC and SATA controller eliminate external PHY/bridge ICs; RTC with 32-kHz oscillator maintains accurate timestamping during power-loss events. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar DSP applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| TMS320C6747BZWTD4 | 375-MHz C674x core, identical peripheral set but lower max frequency and reduced L2 cache bandwidth. | Suitable for cost-sensitive, lower-throughput biometric or audio applications where 456-MHz performance is not required. | Select when thermal/power budget constraints preclude 456-MHz operation; same ZWT package enables PCB reuse. |
| OMAP-L138BZWT | ARM9 + C674x dual-core, 375-MHz DSP + 300-MHz ARM, shared memory map, no SATA or PRUSS. | Better for Linux-based HMI systems requiring GUI stack and peripheral driver ecosystem, not pure DSP compute. | Choose when application demands both rich OS support and DSP acceleration; lacks SATA and PRUSS but adds ARM software flexibility. |
Compared with TMS320C6748BZWTD4, the TMS320C6747BZWTD4 trades peak compute (2746 vs. 2064 MFLOPS) for lower power, while OMAP-L138BZWT adds ARM9 general-purpose capability at the expense of DSP-only optimization and SATA/PRUSS functionality - making TMS320C6748BZWTD4 optimal for standalone, high-throughput signal processing with storage and real-time I/O.
Availability
TMS320C6748BZWTD4 is available at Aetrix Electronics and suitable for biometric identification terminals, currency inspection systems, and low-end machine vision cameras requiring stable component supply, long-term industrial lifecycle support, and guaranteed traceable sourcing.
Supply support for TMS320C6748BZWTD4 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Texas Instruments is a global semiconductor company headquartered in Dallas, Texas, designing analog, embedded processing, and wireless chips for industrial, automotive, and communications markets.
The TMS320C6748BZWTD4 belongs to TI's C6000™ DSP platform, engineered for low-power, high-performance signal processing in resource-constrained embedded systems where floating-point precision, peripheral integration, and security are critical.
FAQ
What is the maximum operating frequency of the TMS320C6748BZWTD4 and what voltage is required?
The TMS320C6748BZWTD4 operates at a maximum frequency of 456 MHz, which requires a core supply voltage (VDD_CORE) of 1.3 V. This voltage is specified in the recommended operating conditions section of the datasheet and must be maintained within ±3% tolerance to ensure stable operation at full speed. The device also supports dynamic voltage scaling down to 1.0 V for lower-frequency operation to reduce power consumption.
Does the TMS320C6748BZWTD4 support secure boot, and what cryptographic algorithms are used?
Yes, the TMS320C6748BZWTD4 supports TI Basic Secure Boot, which uses AES-128 for boot image encryption and SHA-256 for image authentication. The secure boot flow begins from a hardware root-of-trust, validates the encrypted image before loading it into memory, and locks the JTAG port by default to prevent debug attacks. This ensures that only authorized, unmodified firmware executes on the TMS320C6748BZWTD4.
What memory interfaces does the TMS320C6748BZWTD4 provide, and what are their supported protocols?
The TMS320C6748BZWTD4 provides two external memory interfaces: the EMIFA supporting NOR flash, NAND flash, and 16-bit SDRAM; and a dedicated DDR2/mDDR memory controller supporting 16-bit DDR2 (up to 156 MHz) and mobile DDR (up to 150 MHz). It also includes 256KB of on-chip L2 unified RAM/cache and 128KB of shared RAM accessible by both DSP and host peripherals - enabling flexible, low-latency memory architecture for TMS320C6748BZWTD4-based systems.
Can the TMS320C6748BZWTD4 connect directly to SATA storage devices, and what features does its SATA controller support?
Yes, the TMS320C6748BZWTD4 integrates a native Serial ATA controller supporting both SATA I (1.5 Gbps) and SATA II (3.0 Gbps) standards. It includes hardware-assisted Native Command Queuing (NCQ) for up to 32 commands, full SATA power management (including partial/slumber modes), port multiplier support, and command-based switching - allowing direct connection to 2.5-inch SSDs or HDDs without external bridge chips in TMS320C6748BZWTD4 designs.
What real-time I/O capabilities does the TMS320C6748BZWTD4 offer beyond standard peripherals like UART and SPI?
Beyond standard serial interfaces, the TMS320C6748BZWTD4 offers programmable real-time I/O via its PRU Subsystem (two independent 32-bit RISC cores with 4KB IRAM each), two enhanced HRPWM modules with dead-band generation and trip-zone inputs, and three eCAP modules configurable as capture inputs or APWM outputs. These enable deterministic, sub-microsecond timing control for motor drives, power converters, encoder interfaces, and custom protocol implementation - all without CPU intervention in TMS320C6748BZWTD4 applications.
TMS320C6748BZWTD4 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Texas Instruments
- Series:
- TMS320C674x
- Package/Case:
- 361-LFBGA
- Packaging:
- Tray
- Product Status:
- Obsolete
- Type:
- Fixed/Floating Point
- Interface:
- EBI/EMI, Ethernet MAC, Host Interface, I2C, McASP, SPI, UART, USB
- Clock Rate:
- 456MHz
- Non-Volatile Memory:
- External
- On-Chip RAM:
- 448kB
- Voltage - I/O:
- 1.8V, 3.3V
- Voltage - Core:
- 1.30V
- Operating Temperature:
- -40°C ~ 90°C (TJ)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 361-NFBGA (16x16)
TMS320C6748BZWTD4 FAQ
1.How can I place an order for TMS320C6748BZWTD4 through Aetrix?
Please submit a Request for Quotation (RFQ) for TMS320C6748BZWTD4 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for TMS320C6748BZWTD4 reliable?
The price and inventory of TMS320C6748BZWTD4 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for TMS320C6748BZWTD4 is usually 5 days.
3.What payment methods are accepted for TMS320C6748BZWTD4?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for TMS320C6748BZWTD4 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for TMS320C6748BZWTD4?
TMS320C6748BZWTD4 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your TMS320C6748BZWTD4 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for TMS320C6748BZWTD4?
For technical support, including TMS320C6748BZWTD4 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your TMS320C6748BZWTD4 requirements.
6.How does Aetrix verify that TMS320C6748BZWTD4 is sourced from the original manufacturer or authorized distributors?
All TMS320C6748BZWTD4 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that TMS320C6748BZWTD4 meets industry standards.
7.What is the process for return or replacement of TMS320C6748BZWTD4?
All TMS320C6748BZWTD4 units undergo pre-shipment inspection (PSI). If there is an issue with TMS320C6748BZWTD4, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The TMS320C6748BZWTD4 part is unused and in its original packaging.
Return procedure for TMS320C6748BZWTD4:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
TMS320C6748BZWTD4 Tags
-
TMS320C5535AZAY10
Texas Instruments

-
TMS320VC5501PGF300
Texas Instruments

-
ADSP-BF592KCPZ
Analog Devices Inc.

-
ADAU1463WBCPZ150
Analog Devices Inc.

-
TMS320VC5402PGE100
Texas Instruments

-
ADAU1701JSTZ-RL
Analog Devices Inc.

-
ADAU1701JSTZ
Analog Devices Inc.

-
TMS320VC5502PGF300
Texas Instruments

-
ADAU1462WBCPZ300RL
Analog Devices Inc.

-
ADAU1452KCPZRL
Analog Devices Inc.

-
ADAU1452WBCPZ-RL
Analog Devices Inc.

-
TMS320C6747DZKB3
Texas Instruments
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

