Texas Instruments TMS320DM6467CCUT7
- Part No.:
- TMS320DM6467CCUT7
- Manufacturer:
- Texas Instruments
- Category:
- DSP (Digital Signal Processors)
- Package:
- 529-BFBGA, FCBGA
- Datasheet:
-
TMS320DM6467CCUT7.pdf
- Description:
- IC DGTL MEDIA SOC 529FCBGA
- Quantity:
- Payment:

- Shipping:

Inventory:1,096
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
TMS320DM6467CCUT7 from Texas Instruments is a dual-core digital media system-on-chip integrating a 729-MHz TMS320C64x+ DSP core and a 364.5-MHz ARM926EJ-S RISC processor, with 128KB L2 unified RAM/cache, dual HDVICP video co-processors, and 10/100/1000-Mbps Ethernet MAC - deployed in networked video infrastructure and real-time encode/decode systems.
For engineers reviewing the TMS320DM6467CCUT7 datasheet, TMS320DM6467CCUT7 pinout, TMS320DM6467CCUT7 application, or TMS320DM6467CCUT7 equivalent, key selection criteria include DDR2 memory controller timing (310.5 MHz), VPIF video capture/display bandwidth (108 MHz), HDVICP hardware acceleration for H.264/MPEG4/VC1, and industrial-temperature operation support.
Technical Context
The TMS320DM6467CCUT7 implements a tightly coupled dual-subsystem architecture: the ARM926EJ-S handles OS-level control, boot, peripheral configuration, and real-time task scheduling, while the C64x+ DSP executes compute-intensive media algorithms at up to 5832 MIPS. Both cores share access to 128KB L2 memory with flexible RAM/cache allocation.
Hardware acceleration is distributed across dedicated blocks: dual HDVICP engines perform parallel encode/decode offload; VDCE handles chroma conversion (4:2:2 ↔ 4:2:0) and downscaling; CRGEN modules provide clock recovery for TSIF transport stream interfaces; and EDMA3 supports 64 independent channels for zero-CPU-overhead data movement between peripherals and memory.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| DSP Core Clock | 729 MHz - enables 5832 MIPS peak performance for real-time video processing workloads |
| ARM Core Clock | 364.5 MHz - delivers sufficient throughput for Linux kernel execution, device drivers, and application layer services |
| L2 Memory | 128KB unified mapped RAM/cache - configurable as full RAM, full cache, or mixed allocation to balance latency and capacity |
| DDR2 Controller | 310.5 MHz, 32-bit bus - supports up to 512MB address space with 1.8-V I/O voltage compliance |
| VPIF Bandwidth | 108 MHz - sustains dual 8-bit BT.656 video capture + single 16-bit BT.1120 display or raw 12-bit sensor input |
| HDVICP Engines | Two independent co-processors - accelerate H.264 BP/MP/HP, MPEG-2, VC-1, and MPEG-4 SP/ASP encode/decode concurrently |
| EMAC Interface | 10/100/1000 Mbps with MII/GMII and MDIO - enables full-duplex gigabit Ethernet with QoS and hardware flow control |
Pinout & Package
529-pin Pb-free BGA package (CUT suffix), 19 × 19 mm body, 0.8-mm ball pitch, RoHS-compliant. Package supports industrial temperature range (–40°C to 85°C).
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| DEV_CLKIN | Primary oscillator input | Accepts 27-MHz crystal or external clock; feeds PLLC1 for DSP/ARM clock generation |
| AUX_CLKIN | Secondary clock reference | Accepts 24/48-MHz source for CRGEN modules supporting TSIF transport stream synchronization |
| VDD_CORE | DSP/ARM core power supply | 1.2-V nominal (1.05-V SmartReflex option); requires low-noise regulation due to high-speed switching |
| VDD_IO | I/O bank power supply | 1.8-V and 3.3-V dual-rail support; separate domains per functional group (e.g., EMIF, VPIF, USB) |
| EMU0–EMU3 | JTAG debug interface | IEEE-1149.1 boundary-scan compliant; enables real-time ARM/DSP core debugging and trace via ETB11 |
| HPI[31:0] | Host port interface | 32-bit multiplexed address/data bus for host processor access to internal memory and registers |
Key Features
| Feature | Design Value |
|---|---|
| Dual HDVICP hardware accelerators | Offloads H.264, MPEG-2, VC-1, and MPEG-4 encoding/decoding from DSP core, freeing ≥40% of C64x+ MIPS for custom algorithms |
| Video Data Conversion Engine (VDCE) | Performs real-time horizontal/vertical downscaling and 4:2:2 ↔ 4:2:0 chroma conversion without CPU/DSP intervention |
| Transport Stream Interface (TSIF) | Two independent modules - one with 8-bit parallel/serial I/O, one serial-only - each with dedicated CRGEN for MPEG-TS lock acquisition |
| EDMA3 controller | 64 independent channels with QDMA support - enables concurrent memory-to-peripheral transfers for multi-stream video I/O |
| ARM926EJ-S subsystem | Includes 16KB I-cache, 8KB D-cache, 32KB TCM RAM, and ETB11 4KB trace buffer - supports Linux boot and deterministic real-time response |
Applications
| IP Video Surveillance Encoder | Networked Digital Signage Player |
|---|---|
Use Scenario: Real-time compression of multiple HD camera feeds into H.264 streams for remote transmission over IP networks. IC Role / Device Role / Timing Role: Primary SoC executing RTOS, managing camera interfaces via VPIF, running encoder firmware on DSP, and streaming via EMAC. Use Value: Dual HDVICP engines enable simultaneous encode of two 1080p@30fps streams at ≤150mW additional power vs. software-only implementation. |
Use Scenario: Local playback and dynamic overlay of HD video content on commercial displays using network-updated assets. IC Role / Device Role / Timing Role: Central media processor decoding MPEG-2/VC-1 streams from NAND/SDRAM, compositing graphics via ARM, outputting via VPIF to HDMI transmitter. Use Value: VDCE performs real-time 1080p→720p downscaling and 4:2:0→4:2:2 conversion for legacy display interfaces without frame buffer overhead. |
| Video Conferencing Endpoint | Industrial Video Infrastructure Node |
Use Scenario: Bidirectional HD video encode/decode with acoustic echo cancellation and lip-sync alignment in embedded conferencing hardware. IC Role / Device Role / Timing Role: DSP core runs video codec and audio AEC algorithms; ARM manages SIP stack, UI, and USB camera/mic I/O. Use Value: 729-MHz C64x+ delivers 4752 MMACS for real-time 8×8 multiply-accumulate operations essential to motion estimation and filtering. |
Use Scenario: Aggregation and transcoding of broadcast-quality video streams across fiber or coaxial infrastructure with precise timing recovery. IC Role / Device Role / Timing Role: TSIF + CRGEN modules lock to incoming MPEG transport stream clocks; HDVICP transcodes between H.264 and MPEG-2 formats. Use Value: Absolute time stamp detection in TSIF allows frame-accurate splicing and PCR correction in headend and distribution nodes. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar digital media SoC applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| TMS320DM6467ZUT7 | Same silicon, ZUT package (lead-based PBGA, obsolete); 529-pin, 0.8-mm pitch, but not RoHS-compliant | Legacy industrial designs requiring backward-compatible footprint and no lead-free mandate | Select only if existing PCB layout uses ZUT and requalification for CUT is cost-prohibitive |
| TI AM389x (TMS320DM8168) | Successor SoC with Cortex-A8 + C674x DSP, 1-GHz ARM, 800-MHz DSP, integrated SATA, PCIe, and dual 3D graphics | New designs requiring higher throughput, Linux GUI support, or multi-format 4K decode capability | Not pin-compatible; requires new PCB, updated BSP, and revised thermal design due to 12W TDP vs. DM6467's 4.5W |
Compared with TMS320DM6467ZUT7, the TMS320DM6467CCUT7 provides RoHS compliance and industrial temp support; compared with AM389x, it offers lower power, mature toolchain stability, and proven deployment in cost-sensitive HD video infrastructure - but lacks PCIe, SATA, and advanced graphics.
Availability
TMS320DM6467CCUT7 is available at Aetrix Electronics and suitable for IP video surveillance encoders, networked digital signage players, and industrial video infrastructure nodes requiring stable component supply, long-lifecycle support, and industrial-temperature operation.
Supply support for TMS320DM6467CCUT7 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Texas Instruments is a global semiconductor company headquartered in Dallas, Texas, delivering analog and embedded processing solutions for industrial, automotive, and communications markets since 1930.
The TMS320DM6467CCUT7 belongs to TI's DaVinci™ digital media SoC product line, engineered specifically for real-time video encode/decode/transcode in resource-constrained embedded systems with integrated ARM+DSP architecture and hardware video acceleration.
FAQ
What is the maximum operating frequency of the DSP core in the TMS320DM6467CCUT7?
The TMS320DM6467CCUT7 features a TMS320C64x+ DSP core rated at 729 MHz, delivering 5832 MIPS and 4752 MMACS. This frequency is validated under industrial temperature conditions (–40°C to 85°C) with 1.2-V core supply and is documented in the SPRS403H datasheet revision June 2012. The TMS320DM6467CCUT7 achieves this performance using TI's 0.09-μm CMOS process and adaptive voltage scaling.
Does the TMS320DM6467CCUT7 support H.264 High Profile encoding?
Yes, the TMS320DM6467CCUT7 supports H.264 Baseline, Main, and High Profile encoding and decoding via its dual HDVICP hardware co-processors. This capability is explicitly confirmed in the device datasheet section 1.1 Features and functional block diagram. The TMS320DM6467CCUT7 offloads all entropy coding, motion estimation, and loop filtering to dedicated logic, enabling real-time 1080p30 encode at <500 mW additional power draw.
What package type and ball pitch does the TMS320DM6467CCUT7 use?
The TMS320DM6467CCUT7 uses a 529-pin Pb-free BGA package with "CUT" suffix, 19 × 19 mm body size, and 0.8-mm ball pitch. It replaces the obsolete ZUT package and complies with RoHS Directive 2011/65/EU. Thermal data and mechanical drawings are provided in Section 8.2 of the SPRS403H datasheet, confirming compatibility with standard BGA reflow profiles for lead-free assembly.
Can the TMS320DM6467CCUT7 operate in industrial temperature range?
Yes, the TMS320DM6467CCUT7 is qualified for industrial temperature operation from –40°C to +85°C, as specified in Table 3-1 and Section 6.2 of the SPRS403H datasheet. This rating applies to the "-729" speed grade variant, which includes the TMS320DM6467CCUT7. The device uses 1.2-V core voltage and supports SmartReflex™ power management to maintain stability across the full range.
How many independent transport stream interfaces does the TMS320DM6467CCUT7 integrate?
The TMS320DM6467CCUT7 integrates two independent Transport Stream Interface (TSIF) modules: one supports both parallel (8-bit) and serial input/output, while the other supports serial-only input/output. Each module has a dedicated Clock Recovery Generator (CRGEN) for external VCXO control and absolute time stamp detection - critical for broadcast infrastructure applications requiring PCR accuracy.
TMS320DM6467CCUT7 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Texas Instruments
- Series:
- TMS320DM646x, DaVinci™
- Package/Case:
- 529-BFBGA, FCBGA
- Packaging:
- Bulk
- Product Status:
- Not For New Designs
- Type:
- Digital Media System-on-Chip (DMSoC)
- Interface:
- EBI/EMI, Ethernet, HPI, I2C, McASP, PCI, SPI, UART, USB
- Clock Rate:
- 729MHz DSP, 364.5MHz ARM®
- Non-Volatile Memory:
- ROM (8kB)
- On-Chip RAM:
- 248kB
- Voltage - I/O:
- 1.8V, 3.3V
- Voltage - Core:
- 1.20V
- Operating Temperature:
- 0°C ~ 85°C (TC)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 529-FCBGA (19x19)
TMS320DM6467CCUT7 FAQ
1.How can I place an order for TMS320DM6467CCUT7 through Aetrix?
Please submit a Request for Quotation (RFQ) for TMS320DM6467CCUT7 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for TMS320DM6467CCUT7 reliable?
The price and inventory of TMS320DM6467CCUT7 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for TMS320DM6467CCUT7 is usually 5 days.
3.What payment methods are accepted for TMS320DM6467CCUT7?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for TMS320DM6467CCUT7 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for TMS320DM6467CCUT7?
TMS320DM6467CCUT7 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your TMS320DM6467CCUT7 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for TMS320DM6467CCUT7?
For technical support, including TMS320DM6467CCUT7 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your TMS320DM6467CCUT7 requirements.
6.How does Aetrix verify that TMS320DM6467CCUT7 is sourced from the original manufacturer or authorized distributors?
All TMS320DM6467CCUT7 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that TMS320DM6467CCUT7 meets industry standards.
7.What is the process for return or replacement of TMS320DM6467CCUT7?
All TMS320DM6467CCUT7 units undergo pre-shipment inspection (PSI). If there is an issue with TMS320DM6467CCUT7, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The TMS320DM6467CCUT7 part is unused and in its original packaging.
Return procedure for TMS320DM6467CCUT7:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
TMS320DM6467CCUT7 Tags
-
TMS320C5535AZAY10
Texas Instruments

-
TMS320VC5501PGF300
Texas Instruments

-
ADSP-BF592KCPZ
Analog Devices Inc.

-
ADAU1463WBCPZ150
Analog Devices Inc.

-
TMS320VC5402PGE100
Texas Instruments

-
ADAU1701JSTZ-RL
Analog Devices Inc.

-
ADAU1701JSTZ
Analog Devices Inc.

-
TMS320VC5502PGF300
Texas Instruments

-
ADAU1462WBCPZ300RL
Analog Devices Inc.

-
ADAU1452KCPZRL
Analog Devices Inc.

-
ADAU1452WBCPZ-RL
Analog Devices Inc.

-
TMS320C6747DZKB3
Texas Instruments
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

