Texas Instruments TMS320DM647CUT9
- Part No.:
- TMS320DM647CUT9
- Manufacturer:
- Texas Instruments
- Category:
- DSP (Digital Signal Processors)
- Package:
- 529-BFBGA, FCBGA
- Datasheet:
-
TMS320DM647CUT9.pdf
- Description:
- IC DGTL MEDIA PROCESSOR 529FCBGA
- Quantity:
- Payment:

- Shipping:

Inventory:1,294
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
TMS320DM647CUT9 from Texas Instruments is a fixed-point digital media processor based on the C64x+™ DSP core, operating at 900 MHz with 256 KB L2 unified RAM/cache, five configurable video ports, and integrated 3-port Gigabit Ethernet switch subsystem. It targets real-time video encoding/decoding in embedded DVRs, IP cameras, and broadcast infrastructure where deterministic low-latency processing and multi-standard video I/O are required.
For engineers reviewing the TMS320DM647CUT9 datasheet, TMS320DM647CUT9 pinout, TMS320DM647CUT9 application, or TMS320DM647CUT9 equivalent, key selection criteria include its 900-MHz C64x+ core performance (7200 MIPS), DDR2 + EMIFA dual-memory interface, SGMII Ethernet port, VCXO-interpolated timing control, and 529-pin nFBGA (ZUT) package compatibility with industrial temperature operation.
Technical Context
The TMS320DM647CUT9 implements a two-level cache hierarchy: 32 KB L1P direct-mapped program cache and 32 KB L1D 2-way set-associative data cache, backed by 256 KB L2 unified RAM/cache configurable as memory, cache, or hybrid. Its C64x+ core delivers eight functional units-including two multipliers enabling four 16×16-bit MACs/cycle-and supports little-endian mode only.
Peripheral integration includes a 32-bit DDR2 SDRAM controller (1.8-V I/O, 512 MB address space), asynchronous 16-bit EMIFA supporting SRAM/Flash/ZBT, five 16-bit video ports compliant with ITU-BT.656, SMPTE 274M, and CCIR601, plus a single SGMII port for 1-Gbps Ethernet connectivity and VIC for audio/video synchronization.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| CPU Core | C64x+™ fixed-point DSP, 900 MHz clock rate (1.11 ns cycle time), 7200 MIPS peak performance |
| L1 Memory | 32 KB L1P program cache (direct-mapped) + 32 KB L1D data cache (2-way set-associative) |
| L2 Memory | 256 KB unified mapped RAM/cache, shared between program and data space |
| Video Interfaces | Five 16-bit configurable video ports supporting capture/display, BT.656, SMPTE 274M, CCIR601 |
| Ethernet | Single SGMII port (1 Gbps), integrated 3-port Ethernet switch subsystem with MDIO management |
| Memory Interfaces | 32-bit DDR2 SDRAM controller (1.8-V I/O) + 16-bit asynchronous EMIFA for Flash/SRAM/ZBT |
| Package & Temp | 529-pin nFBGA (ZUT), 19×19 mm, 0.8 mm pitch; industrial temperature range (–40°C to 85°C) |
Pinout & Package
529-pin flip-chip plastic BGA (ZUT package), 19×19 mm body, 0.8 mm ball pitch, 0.09-μm/6-level Cu metal CMOS process. Designed for high-density PCB layouts with controlled impedance routing for DDR2, video, and SGMII signals.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VDD_CORE | Core power supply | 1.2-V supply for C64x+ CPU and L1/L2 memory subsystem; requires tight regulation and local decoupling |
| VDD_IO | I/O power supply | 1.8-V and 3.3-V selectable I/O bank supply; supports mixed-voltage interfaces including DDR2 and EMIFA |
| CLKIN1 | Main oscillator input | Accepts external crystal or clock source feeding PLL1; determines base frequency for CPU, DDR2, and peripherals |
| DDR2_DQ[31:0] | DDR2 data bus | 32-bit bidirectional data lines for DDR2 SDRAM; require matched-length routing and termination per JEDEC spec |
| VP0_A[15:0] | Video Port 0 Channel A | 16-bit parallel video capture/display bus; supports BT.656 YUV422 format with embedded sync and field ID |
| SGMII_TXP/N | SGMII differential transmit | High-speed 1.25-Gbps differential pair for SGMII PHY interface; requires 100-Ω controlled impedance routing |
| VIC_CLKIN | VCXO interpolation reference | Input for variable-frequency crystal oscillator used to synchronize audio and video streams with sub-sample accuracy |
Key Features
| Feature | Design Value |
|---|---|
| VelociTI.2™ VLIW architecture | Eight independent functional units enable parallel execution of up to eight 32-bit instructions/cycle, accelerating video codecs and signal processing kernels |
| EDMA3 controller | 64 independent channels with QDMA support eliminate CPU overhead for memory-to-peripheral transfers, critical for real-time video frame buffering |
| Configurable video ports | Each of five ports provides glueless interface to encoders/decoders; supports split-channel capture/display with 5120-byte per-channel buffer |
| VCXO Interpolated Control (VIC) | Enables precise audio/video synchronization across independent clock domains without external PLLs or jitter-prone resampling |
| Integrated 3-port Ethernet switch | Hardware-accelerated switching with MDIO enumeration allows standalone networked video streaming without external switch IC or host intervention |
Applications
| IP-Based Video Surveillance Camera | Digital Video Recorder (DVR) |
|---|---|
Use Scenario: Real-time H.264 encoding of multiple 1080p video streams with motion detection and network streaming. IC Role / Device Role / Timing Role: Primary video processing engine executing encoder firmware, managing DDR2 frame buffers, and driving SGMII to upstream NVR. Use Value: 7200 MIPS and five video ports enable concurrent encode of up to four HD streams with <50 ms end-to-end latency. |
Use Scenario: Multi-channel recording system accepting analog CVBS inputs via decoder ICs and storing compressed video to SATA HDD. IC Role / Device Role / Timing Role: Central media processor handling video decode, encode, OSD overlay, and Ethernet transport; synchronizes audio/video via VIC. Use Value: Integrated EMIFA enables glueless connection to video decoders and flash boot storage; DDR2 interface sustains 1.6 GB/s sustained bandwidth for 16-channel recording. |
| Broadcast Contribution Encoder | Professional Video Editing Terminal |
Use Scenario: Field-deployable HD-SDI to IP contribution encoder for live sports broadcasting over managed networks. IC Role / Device Role / Timing Role: Real-time MPEG-2/H.264 encoding with SMPTE 274M-compliant video port I/O and SGMII transport; uses VIC for lip-sync accuracy. Use Value: BT.1120 and SMPTE 274M support ensures broadcast-grade timing compliance; 900-MHz core meets strict GOP-level encoding deadlines. |
Use Scenario: On-premise editing station performing real-time color grading, deinterlacing, and format conversion of 1080i/720p material. IC Role / Device Role / Timing Role: High-throughput media coprocessor offloading GPU-intensive tasks; video ports ingest decoded frames while McASP handles multichannel audio I/O. Use Value: Five video ports allow simultaneous input/output of multiple resolutions; EDMA3 enables zero-copy frame transfers between DDR2 and peripherals. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar digital media processor applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| TMS320DM648CUT9 | 512 KB L2 RAM/cache (vs. 256 KB), dual SGMII ports, extended temperature range option (-800 variant), higher max clock (1.1 GHz) | Supports dual-link 1080p streaming or redundant network paths; suitable for carrier-grade headend systems requiring higher throughput | Select when >256 KB L2 or dual SGMII is required; otherwise TMS320DM647CUT9 offers optimal cost/performance for single-stream HD applications. |
| TMS320DM642CUT9 | Lower 600-MHz C64x core (4800 MIPS), 256 KB L2, no DDR2 controller, single EMIF, no SGMII, only three video ports | Targeted at SD/early-HD applications with lower bandwidth needs; lacks VIC, Ethernet switch, and modern DDR2 interface | Choose for legacy SD video systems or cost-sensitive designs where 7200 MIPS and SGMII are unnecessary; not drop-in compatible due to peripheral and memory differences. |
Compared with TMS320DM648CUT9, the TMS320DM647CUT9 trades L2 capacity and dual SGMII for lower power and cost in single-stream HD applications; versus TMS320DM642CUT9, it delivers 50% more MIPS, DDR2 bandwidth, and advanced synchronization-making it the minimum viable platform for modern HD video infrastructure.
Availability
TMS320DM647CUT9 is available at Aetrix Electronics and suitable for digital video recorders, IP surveillance cameras, and broadcast contribution encoders requiring stable component supply across long-lifecycle industrial deployments.
Supply support for TMS320DM647CUT9 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Texas Instruments is a global semiconductor company headquartered in Dallas, Texas, delivering analog and embedded processing solutions for industrial, automotive, and communications markets since 1930.
The TMS320C6000™ platform-including the TMS320DM647CUT9-is designed specifically for high-performance fixed-point digital media processing, targeting real-time video analytics, encoding, and networked multimedia systems with deterministic timing and hardware-accelerated peripherals.
FAQ
What is the maximum operating frequency of the TMS320DM647CUT9?
The TMS320DM647CUT9 operates at a guaranteed maximum frequency of 900 MHz, delivering 7200 million instructions per second (MIPS). This corresponds to a 1.11 ns instruction cycle time and is validated across the industrial temperature range (–40°C to 85°C). The device also supports 720-MHz and 1100-MHz speed grades, but TMS320DM647CUT9 is specifically rated and tested for 900-MHz operation.
Does the TMS320DM647CUT9 support DDR2 memory, and what are its interface specifications?
Yes, the TMS320DM647CUT9 integrates a 32-bit DDR2 SDRAM memory controller supporting 1.8-V I/O and up to 512 MB of address space. It complies with JEDEC DDR2 standards, supports programmable CAS latency, burst lengths of 4 or 8, and auto-precharge. The controller includes dedicated command/address and data strobe routing requirements, and requires board-level termination matching DDR2 specifications.
How many video ports does the TMS320DM647CUT9 have, and what video standards do they support?
The TMS320DM647CUT9 features five independent 16-bit configurable video ports (VP0–VP4), each supporting both capture and display modes. These ports implement glueless interfaces to common video encoders/decoders and support ITU-R BT.656, BT.1120, SMPTE 274M (1080p), SMPTE 296M (720p), CCIR601, and SMPTE 125M/260M standards with embedded sync and field identification.
What Ethernet capabilities are integrated into the TMS320DM647CUT9?
The TMS320DM647CUT9 includes a fully integrated 3-port Gigabit Ethernet switch subsystem with one SGMII port (1.25 Gbps), MDIO management interface, and hardware-accelerated forwarding logic. It supports IEEE 802.3, VLAN tagging, and priority-based queuing-enabling standalone networked video streaming without external PHY or switch ICs.
Is the TMS320DM647CUT9 pin-compatible with other devices in the DM64x family?
The TMS320DM647CUT9 shares the same 529-pin nFBGA (ZUT) package and pinout with the TMS320DM648CUT9, enabling mechanical compatibility and PCB reuse. However, functional differences-including L2 size, SGMII count, and temperature grade options-require firmware and layout validation. It is not pin-compatible with earlier DM642 or DM643 devices due to differing peripheral sets and memory interface configurations.
TMS320DM647CUT9 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Texas Instruments
- Series:
- TMS320DM64x, DaVinci™
- Package/Case:
- 529-BFBGA, FCBGA
- Packaging:
- Tray
- Product Status:
- Obsolete
- Type:
- Fixed Point
- Interface:
- Host Interface, I2C, McASP, PCI, SPI, UART
- Clock Rate:
- 900MHz
- Non-Volatile Memory:
- ROM (64kB)
- On-Chip RAM:
- 320kB
- Voltage - I/O:
- 1.8V, 3.3V
- Voltage - Core:
- 1.20V
- Operating Temperature:
- 0°C ~ 90°C (TC)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 529-FCBGA (19x19)
TMS320DM647CUT9 FAQ
1.How can I place an order for TMS320DM647CUT9 through Aetrix?
Please submit a Request for Quotation (RFQ) for TMS320DM647CUT9 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for TMS320DM647CUT9 reliable?
The price and inventory of TMS320DM647CUT9 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for TMS320DM647CUT9 is usually 5 days.
3.What payment methods are accepted for TMS320DM647CUT9?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for TMS320DM647CUT9 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for TMS320DM647CUT9?
TMS320DM647CUT9 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your TMS320DM647CUT9 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for TMS320DM647CUT9?
For technical support, including TMS320DM647CUT9 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your TMS320DM647CUT9 requirements.
6.How does Aetrix verify that TMS320DM647CUT9 is sourced from the original manufacturer or authorized distributors?
All TMS320DM647CUT9 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that TMS320DM647CUT9 meets industry standards.
7.What is the process for return or replacement of TMS320DM647CUT9?
All TMS320DM647CUT9 units undergo pre-shipment inspection (PSI). If there is an issue with TMS320DM647CUT9, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The TMS320DM647CUT9 part is unused and in its original packaging.
Return procedure for TMS320DM647CUT9:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
TMS320DM647CUT9 Tags
-
TMS320C5535AZAY10
Texas Instruments

-
TMS320VC5501PGF300
Texas Instruments

-
ADSP-BF592KCPZ
Analog Devices Inc.

-
ADAU1463WBCPZ150
Analog Devices Inc.

-
TMS320VC5402PGE100
Texas Instruments

-
ADAU1701JSTZ-RL
Analog Devices Inc.

-
ADAU1701JSTZ
Analog Devices Inc.

-
TMS320VC5502PGF300
Texas Instruments

-
ADAU1462WBCPZ300RL
Analog Devices Inc.

-
ADAU1452KCPZRL
Analog Devices Inc.

-
ADAU1452WBCPZ-RL
Analog Devices Inc.

-
TMS320C6747DZKB3
Texas Instruments
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

