My Inquiry
My Account
Texas Instruments TMS320DM8167BCYG2
- Part No.:
- TMS320DM8167BCYG2
- Manufacturer:
- Texas Instruments
- Category:
- DSP (Digital Signal Processors)
- Package:
- 1031-BFBGA, FCBGA
- Datasheet:
-
TMS320DM8167BCYG2.pdf
- Description:
- IC DGTL MEDIA PROCESSR 1031FCBGA
- Quantity:
- Payment:
- Shipping:
Inventory:1,916
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
TMS320DM8167BCYG2 from Texas Instruments is a high-integration DaVinci digital media processor combining an ARM Cortex-A8 CPU (up to 1.2 GHz), C674x floating-point DSP (up to 1 GHz), and three HDVICP2 video coprocessors. It delivers up to 8000 MIPS and 6000 MFLOPS, supports dual DDR2/DDR3 interfaces (up to DDR3-1600), and targets real-time HD video encode/decode/transcode in security DVRs and media servers.
For engineers reviewing the TMS320DM8167BCYG2 datasheet, TMS320DM8167BCYG2 pinout, TMS320DM8167BCYG2 application, or TMS320DM8167BCYG2 equivalent, key selection criteria include HDVICP2 count (3), absence of SGX530 graphics (vs. DM8168), 1031-pin FCBGA package with Via Channel technology, and support for simultaneous HD/SD analog video I/O via HDVPSS.
Technical Context
The TMS320DM8167BCYG2 implements a heterogeneous dual-core architecture: the ARM Cortex-A8 handles OS execution, peripheral control, and system management using 32-KB L1 instruction and data caches plus 256-KB L2 cache, while the C674x DSP executes computationally intensive video/audio algorithms with IEEE-754 SP/DP floating-point support and two-level memory hierarchy (32-KB L1P/L1D, 256-KB L2 RAM/cache).
Its media subsystem integrates three HDVICP2 engines-each capable of 1080p60 H.264 encode or decode-and the HDVPSS with dual 165-MHz HD capture/display channels, HDMI 1.3 transmitter, and SD/HD DACs. The System MMU maps both ARM and DSP memory accesses to system addresses, enabling secure, isolated memory spaces across processing domains.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| CPU Core | ARM Cortex-A8, up to 1.2 GHz: enables Linux/Android OS execution with NEON SIMD acceleration for UI and control tasks. |
| DSP Core | C674x VLIW, up to 1 GHz: provides 8000 MIPS / 6000 MFLOPS for real-time video filtering, codec math, and signal processing. |
| HDVICP2 Engines | Three independent coprocessors: support concurrent 1080p60 encode + decode + transcode, or multi-stream HD-to-SD conversion. |
| Memory Interface | Dual 32-bit DDR2/DDR3: supports up to DDR3-1600 (1.5 V) and DDR2-800 (1.8 V), enabling >5 GB/s aggregate bandwidth for video frame buffering. |
| Video I/O | HDVPSS with dual 165-MHz capture + dual 165-MHz display: allows simultaneous HD input (e.g., two cameras) and HD output (e.g., HDMI + analog). |
| Package | FCBGA-1031, 25.0 mm × 25.0 mm: uses Via Channel technology for 0.8-mm PCB routing on 0.65-mm pitch, reducing layer count and cost. |
| Process Technology | 40-nm CMOS: balances performance, power efficiency, and thermal density for embedded video systems. |
Pinout & Package
Package: FCBGA-1031 (25.0 mm × 25.0 mm) with Via Channel technology enabling 0.8-mm PCB trace routing on 0.65-mm ball pitch.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| DEV_CLKIN | Reference clock input | 1.8-V tolerant input for system oscillator; required for PLL lock and core clock generation. |
| DDR3_DQ[0:31] | DDR3 data bus | 32-bit bidirectional data interface for DDR3-1600 operation; requires matched-length routing and termination. |
| HDMI_TX_CLK | HDMI pixel clock output | 165-MHz LVDS-compatible clock driving HDMI 1.3 transmitter; critical for 1080p60 timing compliance. |
| HDVPSS_HDCAP0[0:15] | HD video capture bus | 16-bit parallel interface for first HD capture channel; supports BT.656/BT.1120 video formats at 165 MHz. |
| ARM_IRQ | ARM interrupt request | Active-low level-sensitive signal indicating pending peripheral interrupts to ARM Cortex-A8 core. |
Key Features
| Feature | Design Value |
|---|---|
| System MMU | Maps C674x DSP and EMDA TCB memory accesses to system virtual addresses, enabling secure, isolated memory spaces for ARM and DSP domains. |
| OCMC RAM | 512 KB on-chip RAM accessible by both ARM and DSP without DDR latency; used for real-time buffers and firmware code storage. |
| HDVICP2 Coprocessors | Three dedicated hardware accelerators supporting H.264, MPEG-2, VC-1, MPEG-4 SP/ASP encode/decode/transcode with no CPU/DSP load. |
| SmartReflex Level 2 | Dynamic voltage and frequency scaling (DVFS) across seven independent power domains, reducing active power by up to 40% in video streaming. |
| GPMC + ELM | Glueless NAND/NOR/SRAM interface with integrated Error Locator Module supporting BCH up to 16-bit ECC for reliable boot and firmware storage. |
Applications
| IP Camera Video Analytics | HD Security DVR |
|---|---|
Use Scenario: Real-time motion detection, object classification, and metadata tagging on 1080p60 video streams from multiple cameras. IC Role / Device Role / Timing Role: TMS320DM8167BCYG2 acts as the central video processing unit: ARM runs Linux-based analytics software, DSP handles optical flow and feature extraction, and HDVICP2 engines compress raw sensor feeds. Use Value: Three HDVICP2 units enable simultaneous encoding of four 1080p30 streams while reserving DSP cycles for AI inference-eliminating need for external FPGA co-processing. | Use Scenario: Multi-channel recording, playback, and remote viewing for commercial surveillance systems with up to 16 HD camera inputs. IC Role / Device Role / Timing Role: TMS320DM8167BCYG2 serves as the DVR SoC: HDVPSS ingests four HD video streams via parallel capture ports, HDVICP2 encodes them to H.264, and SATA controllers write to dual HDDs. Use Value: Dual DDR3 interfaces provide sustained >3.2 GB/s memory bandwidth for 16-channel 1080p30 decode+playback, avoiding frame drops during multi-stream seek operations. |
| Media Server Transcoder | Digital Signage Player |
Use Scenario: On-the-fly transcoding of broadcast HD content (MPEG-2) to adaptive bitrate H.264 for OTT delivery to mobile devices. IC Role / Device Role / Timing Role: TMS320DM8167BCYG2 functions as a hardware-accelerated transcoder: HDVICP2 engines perform decode + encode in pipeline, ARM manages network stack and DRM, DSP optimizes rate control. Use Value: Concurrent operation of all three HDVICP2 units achieves 1080p60 transcode at <50 ms latency-meeting broadcast-grade SLA requirements for live sports streaming. | Use Scenario: High-resolution video wall controller rendering dynamic content across 4K displays with overlayed real-time data feeds. IC Role / Device Role / Timing Role: TMS320DM8167BCYG2 operates as the signage SoC: ARM drives Qt-based GUI, HDVPSS outputs HDMI + analog simultaneously, and McASP routes audio to multi-zone amplifiers. Use Value: HDVPSS dual-display capability enables synchronized 4K HDMI output + 1080p analog VGA feed to legacy displays without external scalers or splitters. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar digital media processor applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| TMS320DM8168CYG | Includes SGX530 3D graphics engine (30 MTri/s); identical ARM/DSP/HDVICP2 specs and pinout. | Required for GUI-intensive applications (e.g., interactive kiosks) needing OpenGL ES 2.0 acceleration. | Select DM8168CYG only if 3D graphics rendering is mandatory; otherwise DM8167BCYG2 reduces BOM cost and power. |
| TMS320DM8165CYG | Two HDVICP2 engines (vs. three); same ARM/DSP clocks and memory interfaces. | Suitable for lower-density video systems (e.g., 4-channel DVR) where 1080p60×2 encode+decode suffices. | Choose DM8165CYG for cost-sensitive designs with ≤2 concurrent HD encode/decode streams. |
Compared with TMS320DM8168CYG, TMS320DM8167BCYG2 removes SGX530 to reduce die area and dynamic power, while retaining full HDVICP2 count for maximum video throughput; versus TMS320DM8165CYG, it adds one HDVICP2 engine enabling triple-stream 1080p60 processing-critical for premium security and broadcast infrastructure.
Availability
TMS320DM8167BCYG2 is available at Aetrix Electronics and suitable for HD security DVRs, IP camera analytics platforms, and media server transcoders requiring stable component supply and long-term industrial lifecycle support.
Supply support for TMS320DM8167BCYG2 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Texas Instruments is a global semiconductor company specializing in analog, embedded processing, and connectivity technologies with over 90 years of innovation in industrial, automotive, and communications markets.
The TMS320DM816x product line was designed specifically for high-definition video infrastructure applications-including security, broadcasting, and digital signage-by integrating ARM, DSP, and dedicated video coprocessors into a single scalable SoC platform.
FAQ
What is the maximum operating frequency of the ARM Cortex-A8 core in the TMS320DM8167BCYG2?
The TMS320DM8167BCYG2 ARM Cortex-A8 core operates at up to 1.20 GHz, as confirmed in the SPRS614F datasheet revision March 2015. This frequency enables robust Linux kernel execution and real-time scheduling for video analytics workloads. Thermal and voltage conditions must meet TI's recommended operating specifications (CVDD = 0.85–1.05 V) to sustain this speed.
Does the TMS320DM8167BCYG2 include the SGX530 graphics engine?
No, the TMS320DM8167BCYG2 does not include the SGX530 3D graphics engine. According to Table 3-1 in the SPRS614F datasheet, SGX530 is available only on the TMS320DM8168 device variant. The TMS320DM8167BCYG2 retains all other media features-including three HDVICP2 engines and HDVPSS-but omits SGX530 to optimize cost and power for video-centric applications.
How many HDVICP2 video coprocessors are integrated into the TMS320DM8167BCYG2?
The TMS320DM8167BCYG2 integrates three HDVICP2 high-definition video and imaging coprocessors, as explicitly stated in Section 1.1 Features and Figure 1-1 of the SPRS614F datasheet. Each HDVICP2 supports 1080p60 H.264 encode or decode, enabling concurrent multi-stream video processing without loading the ARM or DSP cores.
What package type and ball count does the TMS320DM8167BCYG2 use?
The TMS320DM8167BCYG2 uses a 1031-ball FCBGA package with 25.0 mm × 25.0 mm body size, as documented in the Device Information table on page 4 of SPRS614F. It employs Via Channel technology to support 0.8-mm PCB trace routing on the 0.65-mm ball pitch, improving manufacturability and reducing layer count.
What memory technologies does the TMS320DM8167BCYG2 support for external storage?
The TMS320DM8167BCYG2 supports dual DDR2 and DDR3 SDRAM interfaces (up to DDR3-1600), a flexible GPMC for NOR/NAND Flash and SRAM, and two SATA 3.0 Gbps controllers. The GPMC includes an integrated Error Locator Module (ELM) supporting BCH up to 16-bit ECC-essential for reliable NAND boot and firmware storage in industrial deployments.
TMS320DM8167BCYG2 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Texas Instruments
- Series:
- DM81x Video SOC, DaVinci™
- Package/Case:
- 1031-BFBGA, FCBGA
- Packaging:
- Tray
- Product Status:
- Obsolete
- Type:
- Digital Media System-on-Chip (DMSoC)
- Interface:
- EBI/EMI, Ethernet, I2C, McASP, McBSP, PCI, Serial ATA, SD/SDIO, SPI, UART, USB
- Clock Rate:
- 1GHz DSP, 1.2GHz ARM®
- Non-Volatile Memory:
- ROM (48kB)
- On-Chip RAM:
- 1.5MB
- Voltage - I/O:
- 1.5V, 1.8V, 3.3V
- Voltage - Core:
- 1.00V
- Operating Temperature:
- 0°C ~ 95°C (TJ)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 1031-FCBGA (25x25)
TMS320DM8167BCYG2 FAQ
1.How can I place an order for TMS320DM8167BCYG2 through Aetrix?
Please submit a Request for Quotation (RFQ) for TMS320DM8167BCYG2 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for TMS320DM8167BCYG2 reliable?
The price and inventory of TMS320DM8167BCYG2 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for TMS320DM8167BCYG2 is usually 5 days.
3.What payment methods are accepted for TMS320DM8167BCYG2?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for TMS320DM8167BCYG2 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for TMS320DM8167BCYG2?
TMS320DM8167BCYG2 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your TMS320DM8167BCYG2 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for TMS320DM8167BCYG2?
For technical support, including TMS320DM8167BCYG2 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your TMS320DM8167BCYG2 requirements.
6.How does Aetrix verify that TMS320DM8167BCYG2 is sourced from the original manufacturer or authorized distributors?
All TMS320DM8167BCYG2 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that TMS320DM8167BCYG2 meets industry standards.
7.What is the process for return or replacement of TMS320DM8167BCYG2?
All TMS320DM8167BCYG2 units undergo pre-shipment inspection (PSI). If there is an issue with TMS320DM8167BCYG2, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The TMS320DM8167BCYG2 part is unused and in its original packaging.
Return procedure for TMS320DM8167BCYG2:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
TMS320DM8167BCYG2 Tags
-
TMS320C5535AZAY10
Texas Instruments
-
TMS320VC5501PGF300
Texas Instruments
-
ADSP-BF592KCPZ
Analog Devices Inc.
-
ADAU1463WBCPZ150
Analog Devices Inc.
-
TMS320VC5402PGE100
Texas Instruments
-
ADAU1701JSTZ-RL
Analog Devices Inc.
-
ADAU1701JSTZ
Analog Devices Inc.
-
TMS320VC5502PGF300
Texas Instruments
-
ADAU1462WBCPZ300RL
Analog Devices Inc.
-
ADAU1452KCPZRL
Analog Devices Inc.
-
ADAU1452WBCPZ-RL
Analog Devices Inc.
-
TMS320C6747DZKB3
Texas Instruments
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
