Texas Instruments TMS320DM8167SCYG
- Part No.:
- TMS320DM8167SCYG
- Manufacturer:
- Texas Instruments
- Category:
- DSP (Digital Signal Processors)
- Package:
- 1031-BFBGA, FCBGA
- Datasheet:
-
TMS320DM8167SCYG.pdf
- Description:
- IC DGTL MEDIA PROCESSR 1031FCBGA
- Quantity:
- Payment:

- Shipping:

Inventory:1,762
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
TMS320DM8167SCYG from Texas Instruments is a high-performance DaVinci digital media processor integrating an ARM Cortex-A8 RISC CPU (up to 1.2 GHz), a C674x floating-point DSP core (up to 1 GHz), and three HDVICP2 video coprocessors. It delivers up to 8000 MIPS and 6000 MFLOPS, supports dual DDR2/DDR3 interfaces (up to DDR3-1600), and targets real-time HD video infrastructure applications including transcoding and security systems.
For engineers reviewing the TMS320DM8167SCYG datasheet, TMS320DM8167SCYG pinout, TMS320DM8167SCYG application, or TMS320DM8167SCYG equivalent, key selection criteria include HDVICP2 count, absence of SGX530 graphics, DDR3-1600 support, PCIe 2.0 x2 lane capability, and dual Gigabit Ethernet MACs with GMII/MDIO.
Technical Context
The TMS320DM8167SCYG implements a heterogeneous dual-core architecture: the ARM Cortex-A8 handles OS execution, peripheral control, and system management using 32KB I-cache, 32KB D-cache, and 256KB L2 cache, while the C674x DSP executes computationally intensive video/audio algorithms with IEEE 754 SP/DP floating-point support and VLIW parallelism. Both cores share access to 512KB on-chip RAM and are coordinated via a System MMU for unified memory mapping.
Its media subsystem centers on three independent HDVICP2 engines-each capable of 1080p60 H.264 encode or decode-and the HDVPSS, which manages dual 165-MHz HD capture/display channels, HDMI 1.3 transmitter with HDCP, and simultaneous SD/HD analog output. The device lacks the SGX530 3D engine found only in the DM8168 variant.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| ARM Core | ARM Cortex-A8, up to 1.2 GHz: enables Linux/Android OS execution with NEON SIMD acceleration for UI and control tasks. |
| DSP Core | C674x VLIW, up to 1 GHz: provides 8000 MIPS / 6000 MFLOPS for real-time video encoding, decoding, and analytics. |
| HDVICP2 Engines | Three independent coprocessors: support concurrent 1080p60 H.264/MPEG-2/VC-1 encode+decode+transcode operations. |
| Memory Interface | Dual 32-bit DDR2/DDR3: supports DDR3-1600 (800 MHz) for 12.8 GB/s peak bandwidth across 2GB address space. |
| Video I/O | HDVPSS with two 165-MHz capture + two 165-MHz display channels: enables multi-stream HD ingest and output with HDMI 1.3 + analog SD/HD. |
| Connectivity | PCIe 2.0 x2, dual Gigabit EMAC (MII/GMII/MDIO), SATA 3 Gbps, USB 2.0 (host/device), and McASP audio ports: full media gateway interconnect capability. |
| Package | FCBGA-1031, 25 mm × 25 mm: 0.65-mm pitch with Via Channel technology enabling 2-layer PCB routing. |
Pinout & Package
Package: FCBGA-1031 (25.0 mm × 25.0 mm), 0.65-mm pitch, with Via Channel technology enabling 0.8-mm PCB feature sizes and two-signal-layer routing efficiency.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| DEV_CLKIN | Reference clock input | 1.8-V differential input accepting 19.2–40 MHz crystal or oscillator for system clock generation. |
| DDR3_A[15:0] | DDR3 address bus | 16-bit multiplexed address/command bus for DDR3-1600 interface; requires matched trace length and termination. |
| DDR3_DQ[63:0] | DDR3 data bus | 64-bit bidirectional data bus with per-byte DQS strobes; supports 800 MHz data rate (1600 MT/s). |
| HDMI_TX_CLK | HDMI pixel clock output | Differential 165-MHz LVDS clock driving HDMI 1.3 transmitter; critical for 1080p60 timing compliance. |
| EMAC0_RXD[3:0] | Gigabit Ethernet receive data | 4-bit nibble of GMII receive data; used with EMAC0_RXDV and EMAC0_RXER for 1000BASE-T operation. |
| PCIe_REFCLK_P/N | PCIe reference clock | 100-MHz differential reference clock required for PCIe 2.0 x2 link initialization and jitter tolerance. |
Key Features
| Feature | Design Value |
|---|---|
| Three HDVICP2 coprocessors | Enables simultaneous 1080p60 encode + decode + transcode without CPU/DSP load, reducing latency in video surveillance servers. |
| System MMU | Maps C674x DSP and EMDA TCB memory accesses to system virtual addresses, enabling secure, isolated memory spaces for multi-process video pipelines. |
| Dual DDR2/DDR3 controller | Supports interleaved access across two 32-bit buses, delivering >12 GB/s bandwidth essential for multi-stream HD video buffering. |
| HDVPSS with HDMI 1.3 + DACs | Allows single-chip HD video output over HDMI (digital) and composite/component (analog), eliminating external video encoders in digital signage hardware. |
| Via Channel BGA packaging | Reduces PCB layer count and cost by enabling 2-layer routing for 1031-pin FCBGA, critical for cost-sensitive industrial media gateways. |
Applications
| Video Surveillance Server | HD Media Gateway |
|---|---|
Use Scenario: Multi-channel IP camera ingestion, motion detection, H.264 compression, and network streaming in edge-based security appliances. IC Role / Device Role / Timing Role: Central media processor executing ARM-based OS services, DSP-accelerated analytics, and HDVICP2-driven real-time encode of up to 16× 1080p30 streams. Use Value: Three HDVICP2 engines allow concurrent encode/decode/transcode without CPU contention, sustaining 1080p60 throughput per channel under thermal limits. | Use Scenario: Protocol translation between SIP-based VoIP endpoints and RTSP/HLS video sources in enterprise conferencing bridges. IC Role / Device Role / Timing Role: Dual-Gigabit EMAC and PCIe 2.0 x2 handle high-throughput packet forwarding and FPGA co-processing, while HDVPSS routes HDMI/SDI inputs to internal buffers. Use Value: Integrated HDVPSS eliminates external video switch ICs; dual DDR3 interfaces provide low-latency frame buffering for sub-50ms end-to-end AV sync. |
| Digital Signage Player | Industrial Video Transcoder |
Use Scenario: Local playback of 4K-downscaled HD content with dynamic overlays, scheduled updates, and remote diagnostics in retail kiosks. IC Role / Device Role / Timing Role: ARM Cortex-A8 runs embedded Linux GUI framework; HDVICP2 decodes H.264/VC-1 assets; HDVPSS drives HDMI and analog outputs simultaneously. Use Value: On-chip 512KB RAM and dual-display HDVPSS enable zero-frame-delay overlay composition and flicker-free dual-output switching. | Use Scenario: Broadcast contribution link converting legacy SDI feeds to adaptive bitrate HLS/DASH streams for CDN distribution. IC Role / Device Role / Timing Role: HDVICP2 performs real-time HD-to-HD transrate; SATA 3 Gbps stores intermediate files; PCIe x2 offloads AI-based metadata tagging to FPGA. Use Value: Three HDVICP2 units permit parallel transcode of multiple bitrates (e.g., 1080p@8Mbps, 720p@4Mbps, [email protected]) from one source stream. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar digital media processor applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| TMS320DM8168CYG | Includes SGX530 3D graphics engine (30 MTri/s); identical ARM/DSP/HDVICP2/DDR/peripheral specs. | Required for GUI-rich applications (e.g., interactive digital signage with OpenGL ES 2.0 rendering). | Select when 3D graphics acceleration is mandatory; otherwise TMS320DM8167SCYG offers identical video processing at lower cost and power. |
| TMS320DM8165CYG | Features only two HDVICP2 engines; same ARM/DSP clocks, DDR, and peripheral set as TMS320DM8167SCYG. | Suitable for 1080p30-only or dual-stream 1080p60 applications where triple-coprocessor concurrency is unnecessary. | Choose for cost-optimized designs needing <3× 1080p60 encode/decode capacity; retains full software compatibility and pinout. |
Compared with TMS320DM8168CYG, TMS320DM8167SCYG removes SGX530 to reduce die size and power, while retaining all three HDVICP2 engines; compared with TMS320DM8165CYG, it adds the third HDVICP2 for higher-density transcoding-making it the optimal balance of video throughput, graphics capability, and BOM cost for mid-tier media infrastructure.
Availability
TMS320DM8167SCYG is available at Aetrix Electronics and suitable for video surveillance servers, HD media gateways, and digital signage players requiring stable component supply across extended product lifecycles.
Supply support for TMS320DM8167SCYG includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Texas Instruments is a U.S.-based semiconductor company specializing in analog, embedded processing, and connectivity solutions, with leadership in DSP and ARM-based application processors.
The TMS320DM816x family was designed specifically for high-density, real-time HD video infrastructure-enabling OEMs to build scalable, software-defined media servers, transcoders, and intelligent video analytics platforms without discrete video ASICs.
FAQ
What is the maximum operating frequency of the ARM Cortex-A8 core in the TMS320DM8167SCYG?
The TMS320DM8167SCYG ARM Cortex-A8 core operates at up to 1.20 GHz, as confirmed in the SPRS614F datasheet revision March 2015. This frequency enables robust Linux kernel execution and real-time scheduling for multi-threaded video pipeline tasks. The TMS320DM8167SCYG achieves this speed under specified thermal and voltage conditions (CVDD = 0.85–1.05 V) with SmartReflex Level 2 power management active.
Does the TMS320DM8167SCYG include the SGX530 graphics engine?
No, the TMS320DM8167SCYG does not include the SGX530 3D graphics engine. According to Table 3-1 in the SPRS614F datasheet, SGX530 is available only on the TMS320DM8168 device. The TMS320DM8167SCYG shares identical ARM, DSP, HDVICP2, DDR, and peripheral specifications with the DM8168 but omits SGX530 to reduce cost and power consumption.
How many HDVICP2 video coprocessors are integrated into the TMS320DM8167SCYG?
The TMS320DM8167SCYG integrates three HDVICP2 high-definition video and imaging coprocessors, as explicitly stated in Section 1.1 Features and Figure 1-1 of the SPRS614F datasheet. Each HDVICP2 engine supports independent 1080p60 H.264 encode or decode, enabling concurrent multi-stream video processing without loading the ARM or DSP cores.
What memory technologies does the TMS320DM8167SCYG support via its integrated controllers?
The TMS320DM8167SCYG supports DDR2-800 and DDR3-1600 via dual 32-bit interfaces, plus asynchronous NOR/NAND Flash, SRAM, and pseudo-SRAM through its General-Purpose Memory Controller (GPMC). The DDR3 interface supports up to 2GB total address space with dynamic memory manager (DMM) optimization for tiled 2D block access-critical for video frame buffering in the TMS320DM8167SCYG.
Is the TMS320DM8167SCYG pin-compatible with other devices in the DM816x family?
Yes, the TMS320DM8167SCYG is pin-compatible with TMS320DM8168CYG and TMS320DM8165CYG, all using the identical FCBGA-1031 (25 mm × 25 mm) package. Pin assignments, power domains, and peripheral signal mappings are fully aligned across the family, enabling hardware reuse and migration paths-though functionality like SGX530 (DM8168) or HDVICP2 count (DM8165 = 2) differs per variant.
TMS320DM8167SCYG Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Texas Instruments
- Series:
- DM81x Video SOC, DaVinci™
- Package/Case:
- 1031-BFBGA, FCBGA
- Packaging:
- Tray
- Product Status:
- Last Time Buy
- Type:
- Digital Media System-on-Chip (DMSoC)
- Interface:
- EBI/EMI, Ethernet, I2C, McASP, McBSP, PCI, Serial ATA, SD/SDIO, SPI, UART, USB
- Clock Rate:
- 800MHz DSP, 1.0GHz ARM®
- Non-Volatile Memory:
- ROM (48kB)
- On-Chip RAM:
- 1.5MB
- Voltage - I/O:
- 1.5V, 1.8V, 3.3V
- Voltage - Core:
- 1.00V
- Operating Temperature:
- 0°C ~ 95°C (TJ)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 1031-FCBGA (25x25)
TMS320DM8167SCYG FAQ
1.How can I place an order for TMS320DM8167SCYG through Aetrix?
Please submit a Request for Quotation (RFQ) for TMS320DM8167SCYG on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for TMS320DM8167SCYG reliable?
The price and inventory of TMS320DM8167SCYG are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for TMS320DM8167SCYG is usually 5 days.
3.What payment methods are accepted for TMS320DM8167SCYG?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for TMS320DM8167SCYG transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for TMS320DM8167SCYG?
TMS320DM8167SCYG orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your TMS320DM8167SCYG order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for TMS320DM8167SCYG?
For technical support, including TMS320DM8167SCYG datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your TMS320DM8167SCYG requirements.
6.How does Aetrix verify that TMS320DM8167SCYG is sourced from the original manufacturer or authorized distributors?
All TMS320DM8167SCYG products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that TMS320DM8167SCYG meets industry standards.
7.What is the process for return or replacement of TMS320DM8167SCYG?
All TMS320DM8167SCYG units undergo pre-shipment inspection (PSI). If there is an issue with TMS320DM8167SCYG, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The TMS320DM8167SCYG part is unused and in its original packaging.
Return procedure for TMS320DM8167SCYG:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
TMS320DM8167SCYG Tags
-
TMS320C5535AZAY10
Texas Instruments

-
TMS320VC5501PGF300
Texas Instruments

-
ADSP-BF592KCPZ
Analog Devices Inc.

-
ADAU1463WBCPZ150
Analog Devices Inc.

-
TMS320VC5402PGE100
Texas Instruments

-
ADAU1701JSTZ-RL
Analog Devices Inc.

-
ADAU1701JSTZ
Analog Devices Inc.

-
TMS320VC5502PGF300
Texas Instruments

-
ADAU1462WBCPZ300RL
Analog Devices Inc.

-
ADAU1452KCPZRL
Analog Devices Inc.

-
ADAU1452WBCPZ-RL
Analog Devices Inc.

-
TMS320C6747DZKB3
Texas Instruments
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

