Texas Instruments TMS320DM8168CCYG2
- Part No.:
- TMS320DM8168CCYG2
- Manufacturer:
- Texas Instruments
- Category:
- DSP (Digital Signal Processors)
- Package:
- 1031-BFBGA, FCBGA
- Datasheet:
-
TMS320DM8168CCYG2.pdf
- Description:
- IC DGTL MEDIA PROCESSR 1031FCBGA
- Quantity:
- Payment:

- Shipping:

Inventory:231
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
TMS320DM8168CCYG2 from Texas Instruments is a high-integration DaVinci digital media processor combining an ARM Cortex-A8 CPU (up to 1.2 GHz), C674x floating-point DSP (up to 1 GHz), three HDVICP2 video coprocessors, SGX530 3D graphics engine, and dual DDR2/DDR3 interfaces. It delivers up to 8000 MIPS and 6000 MFLOPS for real-time 1080p60 H.264 encode/decode in video security and digital signage systems.
For engineers reviewing the TMS320DM8168CCYG2 datasheet, TMS320DM8168CCYG2 pinout, TMS320DM8168CCYG2 application, or TMS320DM8168CCYG2 equivalent, key selection criteria include its triple HDVICP2 support, 25.0 mm × 25.0 mm FCBGA-1031 package with Via Channel technology, SGX530 GPU availability (DM8168-only), and dual Gigabit Ethernet + PCIe 2.0 x2 lane connectivity for embedded media infrastructure designs.
Technical Context
The TMS320DM8168CCYG2 integrates heterogeneous processing: ARM Cortex-A8 handles OS and control tasks with 32KB I-cache, 32KB D-cache, and 256KB L2 cache; C674x DSP executes floating-point-intensive video algorithms with 32KB L1P/L1D RAM/cache and 256KB L2 unified RAM/cache; three HDVICP2 engines operate independently for parallel 1080p60 encode/decode/transcode.
Its system architecture includes a System MMU mapping DSP and EMDA accesses to system addresses, a Media Controller managing HDVPSS and HDVICP2, and a DMM enabling tiled 2D block accesses with programmable multi-zone memory mapping - all coordinated over L3/L4 interconnects and supported by EDMA with 64 independent channels and 8 QDMA channels.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| CPU Core | ARM Cortex-A8 (up to 1.2 GHz) + C674x VLIW DSP (up to 1 GHz) |
| Video Acceleration | Three HDVICP2 engines supporting simultaneous 1080p60 H.264/MPEG-2/VC-1 encode and decode |
| Graphics Engine | SGX530 3D GPU (30 MTriangles/s) with OpenGL ES 2.0, OpenVG 1.1, Direct3D Mobile support |
| Memory Interface | Dual 32-bit DDR2-800 / DDR3-1600 interfaces (2 GB total address space) |
| Connectivity | PCIe 2.0 x2 lanes, dual Gigabit Ethernet (GMII/MDIO), two USB 2.0 ports with PHY, SATA 3.0 Gbps (2 ports) |
| Video I/O | HDVPSS with two 165-MHz HD capture channels, two 165-MHz HD display channels, HDMI 1.3 transmitter with HDCP |
| Package | FCBGA-1031, 25.0 mm × 25.0 mm, 0.65-mm pitch with Via Channel technology |
Pinout & Package
Package: FCBGA-1031 (25.0 mm × 25.0 mm, 0.65-mm pitch), engineered with Via Channel technology to enable 0.8-mm PCB feature sizes and efficient two-layer routing.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| DEV_CLKIN | Reference Clock Input | 1.8-V input for device clock generation; supports 19.2–50 MHz crystal or oscillator |
| DDR2/DDR3_DQ[31:0] | Data Bus | 32-bit bidirectional data interface per DDR channel; requires matched trace lengths and termination |
| HDMI_TX_CLK | HDMI Pixel Clock Output | 165-MHz differential clock driving HDMI 1.3 transmitter; supports 1080p60 timing |
| PCIe_REFCLK_P/N | PCIe Reference Clock | 100-MHz differential reference clock for PCIe 2.0 x2 lane operation |
| USB0_DRVVBUS | USB Port Power Control | GPIO-controlled signal enabling VBUS on USB0 host port; supports hot-plug detection |
| RTC_XTAL_IN/OUT | Real-Time Clock Oscillator | 32.768-kHz crystal connection for battery-backed RTC operation with periodic interrupt capability |
Key Features
| Feature | Design Value |
|---|---|
| Triple HDVICP2 Coprocessors | Enables concurrent 1080p60 encode + decode + transcode without CPU/DSP load, reducing system latency |
| SGX530 Graphics Engine | Delivers hardware-accelerated 3D UI rendering at 30 MTriangles/s, supporting OpenGL ES 2.0 for rich digital signage interfaces |
| Dual DDR2/DDR3 Interfaces | Provides 12.8 GB/s peak bandwidth across two independent 32-bit buses, eliminating memory bottlenecks in multi-stream video processing |
| Via Channel BGA Packaging | Reduces PCB layer count to two signal layers while maintaining 1031-pin density, lowering board cost and complexity |
| System MMU + DMM | Allows secure, isolated memory access for ARM, DSP, and peripherals; enables efficient tiled 2D DMA transfers for video frame buffers |
Applications
| Video Security DVR/NVR | Digital Signage Player |
|---|---|
Use Scenario: Multi-channel HD surveillance system recording and analyzing 16+ 1080p streams in real time. IC Role / Device Role / Timing Role: Central media processor handling simultaneous encode (H.264), motion detection, and network streaming via dual Gigabit Ethernet. Use Value: Triple HDVICP2 engines process 1080p60 streams in parallel, while SGX530 renders live camera previews and analytics overlays without taxing ARM/DSP resources. | Use Scenario: Commercial display system showing dynamic 4K-upscaled content with interactive touch UI and network updates. IC Role / Device Role / Timing Role: Main application processor executing Linux OS, decoding MPEG-2/AVC video, and driving HDMI 1.3 output with 3D GUI acceleration. Use Value: Dual DDR3-1600 interfaces supply >10 GB/s bandwidth for smooth 4K video playback; SGX530 enables OpenGL ES 2.0-rendered menus and transitions. |
| Media Server Transcoder | Video Conferencing Endpoint |
Use Scenario: Cloud-edge media server converting broadcast feeds into adaptive bitrate streams for OTT delivery. IC Role / Device Role / Timing Role: High-throughput transcoder using HDVICP2 engines for H.264↔HEVC conversion and ARM/DSP for audio processing and protocol stack. Use Value: Three HDVICP2 units allow simultaneous HD-to-HD and HD-to-SD transcoding, achieving 8× real-time throughput for broadcast-grade workflows. | Use Scenario: Integrated conference room system capturing dual-camera feeds, performing echo cancellation, and encoding for WebRTC. IC Role / Device Role / Timing Role: Real-time video/audio processor managing HD capture (HDVPSS), encode (HDVICP2), acoustic processing (C674x DSP), and USB camera/mic I/O. Use Value: Dedicated C674x DSP offloads AEC/NS algorithms from ARM core; PCIe 2.0 x2 enables low-latency connection to FPGA-based sensor fusion modules. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar digital media processor applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| TMS320DM8167CYG | Same ARM/DSP cores and triple HDVICP2, but no SGX530 GPU; identical FCBGA-1031 package | Lacks 3D graphics acceleration; suitable for headless video infrastructure where UI rendering is handled externally | Select when GPU functionality is unnecessary and cost reduction is prioritized over 3D UI capability |
| TMS320DM8148CZTA | Single HDVICP2 engine, lower clock speeds (ARM up to 1 GHz, DSP up to 800 MHz), smaller 15 mm × 15 mm PBGA-464 package | Targeted at single-stream HD applications; lacks PCIe, SATA, and dual Gigabit Ethernet | Choose for compact, lower-cost designs requiring only basic 1080p encode/decode without multi-engine concurrency |
Compared with TMS320DM8168CCYG2, the DM8167CYG retains full video acceleration but removes GPU-dependent features, while the DM8148CZTA reduces integration level and performance to fit space-constrained edge devices - both require careful evaluation of HDVICP2 count, GPU need, and peripheral set alignment.
Availability
TMS320DM8168CCYG2 is available at Aetrix Electronics and suitable for video security DVR/NVR, digital signage player, and media server transcoder applications requiring stable component supply, long-term lifecycle support, and qualified industrial temperature grade availability.
Supply support for TMS320DM8168CCYG2 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Texas Instruments is a global semiconductor company specializing in analog, embedded processing, and digital signal processing technologies, with leadership in industrial, automotive, and communications markets.
The TMS320DM8168CCYG2 belongs to TI's DaVinci digital media processor family, designed specifically for high-performance, low-power video infrastructure applications including HD video encode/decode/transcode, security analytics, and rich multimedia user interfaces.
FAQ
What is the maximum operating frequency of the ARM Cortex-A8 core in the TMS320DM8168CCYG2?
The TMS320DM8168CCYG2 ARM Cortex-A8 core operates at up to 1.20 GHz under recommended conditions, as confirmed in the SPRS614F datasheet revision March 2015. This frequency enables robust Linux OS execution and real-time control of video subsystems. The actual sustained frequency depends on thermal management and power supply stability, with SmartReflex Level 2 technology dynamically adjusting voltage to maintain performance within thermal limits. TMS320DM8168CCYG2 supports multiple speed grades, and this 1.2 GHz rating applies specifically to the CCYG2 variant.
Does the TMS320DM8168CCYG2 include an integrated graphics processing unit?
Yes, the TMS320DM8168CCYG2 integrates the PowerVR SGX530 3D graphics engine, delivering up to 30 million triangles per second with support for OpenGL ES 1.1/2.0, OpenVG 1.1, and Direct3D Mobile. This GPU is exclusive to the DM8168 variant - it is not present in DM8167 or DM8165. TMS320DM8168CCYG2 uses the SGX530 to accelerate UI rendering, video compositing, and 2D/3D graphics in digital signage and video conferencing applications without burdening the ARM or DSP cores.
How many HD video coprocessors does the TMS320DM8168CCYG2 contain, and what codecs do they support?
The TMS320DM8168CCYG2 contains three independent HDVICP2 (High-Definition Video Image Coprocessor 2) engines, each capable of full 1080p60 H.264, MPEG-2, VC-1, MPEG-4 SP/ASP encode or decode. These coprocessors enable true parallel processing - for example, one engine can encode while another decodes and a third transcodes - making TMS320DM8168CCYG2 ideal for multi-stream video infrastructure. The SPRS614F datasheet confirms this triple-engine configuration is unique to DM8168 and DM8167 variants.
What memory interfaces are supported by the TMS320DM8168CCYG2?
The TMS320DM8168CCYG2 supports dual 32-bit DDR2-800 and DDR3-1600 SDRAM interfaces, providing up to 2 GB of total addressable memory space with dynamic memory manager (DMM) support for tiled object access. It also includes a flexible General-Purpose Memory Controller (GPMC) for NOR/NAND flash, SRAM, and FPGA interfacing, plus integrated Error Locator Module (ELM) for NAND ECC. TMS320DM8168CCYG2 does not support LPDDR or GDDR; its memory architecture is optimized for sustained bandwidth in HD video buffering and processing workloads.
Is the TMS320DM8168CCYG2 pin-compatible with other DM816x variants like the DM8167?
Yes, the TMS320DM8168CCYG2 is pin-compatible with TMS320DM8167CYG and TMS320DM8165CYG, all sharing the same 1031-pin FCBGA package (25.0 mm × 25.0 mm, CYG suffix). This allows direct PCB reuse across variants - for example, a board designed for TMS320DM8168CCYG2 can accept DM8167CYG without layout changes. However, functional differences exist: DM8168CCYG2 includes SGX530 GPU and three HDVICP2 engines, while DM8167 lacks GPU and DM8165 has only two HDVICP2 units. TMS320DM8168CCYG2 requires specific power sequencing and thermal design due to higher performance.
TMS320DM8168CCYG2 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Texas Instruments
- Series:
- DM81x Video SOC, DaVinci™
- Package/Case:
- 1031-BFBGA, FCBGA
- Packaging:
- Tray
- Product Status:
- Active
- Type:
- Digital Media System-on-Chip (DMSoC)
- Interface:
- EBI/EMI, Ethernet, I2C, McASP, McBSP, PCI, Serial ATA, SD/SDIO, SPI, UART, USB
- Clock Rate:
- 1GHz DSP, 1.2GHz ARM®
- Non-Volatile Memory:
- ROM (48kB)
- On-Chip RAM:
- 1.5MB
- Voltage - I/O:
- 1.5V, 1.8V, 3.3V
- Voltage - Core:
- 1.00V
- Operating Temperature:
- -40°C ~ 105°C (TJ)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 1031-FCBGA (25x25)
TMS320DM8168CCYG2 FAQ
1.How can I place an order for TMS320DM8168CCYG2 through Aetrix?
Please submit a Request for Quotation (RFQ) for TMS320DM8168CCYG2 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for TMS320DM8168CCYG2 reliable?
The price and inventory of TMS320DM8168CCYG2 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for TMS320DM8168CCYG2 is usually 5 days.
3.What payment methods are accepted for TMS320DM8168CCYG2?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for TMS320DM8168CCYG2 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for TMS320DM8168CCYG2?
TMS320DM8168CCYG2 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your TMS320DM8168CCYG2 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for TMS320DM8168CCYG2?
For technical support, including TMS320DM8168CCYG2 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your TMS320DM8168CCYG2 requirements.
6.How does Aetrix verify that TMS320DM8168CCYG2 is sourced from the original manufacturer or authorized distributors?
All TMS320DM8168CCYG2 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that TMS320DM8168CCYG2 meets industry standards.
7.What is the process for return or replacement of TMS320DM8168CCYG2?
All TMS320DM8168CCYG2 units undergo pre-shipment inspection (PSI). If there is an issue with TMS320DM8168CCYG2, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The TMS320DM8168CCYG2 part is unused and in its original packaging.
Return procedure for TMS320DM8168CCYG2:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
TMS320DM8168CCYG2 Tags
-
TMS320C5535AZAY10
Texas Instruments

-
TMS320VC5501PGF300
Texas Instruments

-
ADSP-BF592KCPZ
Analog Devices Inc.

-
ADAU1463WBCPZ150
Analog Devices Inc.

-
TMS320VC5402PGE100
Texas Instruments

-
ADAU1701JSTZ-RL
Analog Devices Inc.

-
ADAU1701JSTZ
Analog Devices Inc.

-
TMS320VC5502PGF300
Texas Instruments

-
ADAU1462WBCPZ300RL
Analog Devices Inc.

-
ADAU1452KCPZRL
Analog Devices Inc.

-
ADAU1452WBCPZ-RL
Analog Devices Inc.

-
TMS320C6747DZKB3
Texas Instruments
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

