Texas Instruments TMS320DM8168SCYG
- Part No.:
- TMS320DM8168SCYG
- Manufacturer:
- Texas Instruments
- Category:
- DSP (Digital Signal Processors)
- Package:
- 1031-BFBGA, FCBGA
- Datasheet:
-
TMS320DM8168SCYG.pdf
- Description:
- IC DGTL MEDIA PROCESSR 1031FCBGA
- Quantity:
- Payment:

- Shipping:

Inventory:4,687
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
TMS320DM8168SCYG from Texas Instruments is a high-performance DaVinci digital media processor integrating an ARM Cortex-A8 RISC CPU (up to 1.2 GHz), a C674x floating-point DSP core (up to 1 GHz), three HDVICP2 video coprocessors, and an SGX530 3D graphics engine - enabling simultaneous 1080p60 H.264 encode/decode in video security and digital signage systems.
For engineers reviewing the TMS320DM8168SCYG datasheet, TMS320DM8168SCYG pinout, TMS320DM8168SCYG application, or TMS320DM8168SCYG equivalent, key selection considerations include dual DDR2/DDR3 support (up to DDR3-1600), PCIe 2.0 x2 lanes, dual Gigabit Ethernet MACs, HDMI 1.3 transmitter with HDCP, and hardware-accelerated video transcode capability across multiple streams.
Technical Context
The TMS320DM8168SCYG implements a heterogeneous multi-core architecture: the ARM Cortex-A8 handles OS-level control and UI rendering via its 32-KB L1 instruction and data caches plus 256-KB L2 cache, while the C674x DSP executes real-time signal processing using IEEE 754-compliant SP/DP floating-point units and 256-KB L2 unified RAM/cache. The System MMU maps both cores' memory accesses to system addresses.
Three independent HDVICP2 engines operate in parallel - each capable of full 1080p60 H.264 encode or decode - coordinated by the Media Controller, which also manages HDVPSS for dual 165-MHz video capture/display channels and HDMI 1.3 output with integrated PHY and HDCP encryption up to 165-MHz pixel clock.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| CPU Core | ARM Cortex-A8 (up to 1.2 GHz) + C674x VLIW DSP (up to 1 GHz) |
| Video Acceleration | Three HDVICP2 coprocessors - each supports 1080p60 H.264 encode/decode |
| Graphics Engine | SGX530 3D GPU delivering up to 30 MTriangles/s with OpenGL ES 2.0 support |
| Memory Interface | Dual 32-bit DDR2/DDR3 interfaces supporting DDR3-1600 (800 MHz) and DDR2-800 (400 MHz) |
| Video I/O | Two 165-MHz HD video capture channels; two 165-MHz HD display channels; HDMI 1.3 transmitter with HDCP |
| Connectivity | PCIe 2.0 x2 lanes; dual Gigabit Ethernet (GMII/MII); dual USB 2.0 ports with integrated PHYs; SATA 3.0 Gbps controller |
| Package | FCBGA-1031 (25.0 mm × 25.0 mm) with Via Channel™ technology for 0.8-mm PCB routing |
Pinout & Package
Package: FCBGA-1031 (25.0 mm × 25.0 mm), 0.65-mm pitch, compatible with 0.8-mm PCB feature sizes via Via Channel™ technology.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| DEV_CLKIN | Reference Clock Input | 1.8-V input for device clock generation; supports 19.2–50 MHz crystal or oscillator |
| DDR3_DQ[0:31] | DDR3 Data Bus | 32-bit bidirectional data lines for DDR3 interface; requires 1.5-V termination and matched trace lengths |
| HDMI_TX_CLK | HDMI Pixel Clock Output | Differential 165-MHz clock output driving HDMI 1.3 transmitter; supports up to 1080p60 timing |
| PCIe_REFCLK_P/N | PCIe Reference Clock | 100-MHz differential reference clock input for PCIe 2.0 PHY operation |
| USB0_DP/DM | USB 2.0 Differential Pair | Full-speed/high-speed USB 2.0 interface with integrated PHY; no external transceiver required |
Key Features
| Feature | Design Value |
|---|---|
| Triple HD Video Coprocessing | Three independent HDVICP2 engines enable concurrent 1080p60 encode + decode + transcode without CPU/DSP load |
| Integrated Graphics Acceleration | SGX530 GPU provides hardware-rendered GUIs with OpenVG 1.1 and OpenGL ES 2.0 compliance for digital signage displays |
| Dual DDR Memory Architecture | Separate 32-bit DDR2 and DDR3 controllers allow mixed memory configurations and bandwidth isolation between video and system domains |
| SmartReflex Level 2 Power Management | Dynamic voltage and frequency scaling per subsystem (ARM, DSP, HDVICP2) reduces active power by up to 40% vs. fixed-voltage operation |
| Hardware ECC for NAND Flash | Error Locator Module (ELM) delivers up to 16-bit correction over 512-byte sectors - eliminates need for external ECC controller in surveillance DVR storage |
Applications
| Video Security DVR/NVR | Digital Signage Player |
|---|---|
Use Scenario: Multi-channel IP camera recording with real-time motion detection, analytics, and remote streaming. IC Role / Device Role / Timing Role: TMS320DM8168SCYG serves as the central media processor - ARM runs Linux and analytics software, DSP handles audio preprocessing, and HDVICP2 engines compress up to six 1080p30 streams simultaneously. Use Value: Hardware-accelerated H.264 encoding at 1080p60 per engine enables 12-channel 1080p30 recording within thermal limits, eliminating need for external FPGA co-processing. | Use Scenario: 4K-capable commercial display system showing dynamic content with interactive overlays and network updates. IC Role / Device Role / Timing Role: TMS320DM8168SCYG acts as the multimedia SoC - ARM executes Android/Linux UI stack, SGX530 renders vector-based menus and animations, and HDVPSS drives dual HDMI outputs at 1080p60. Use Value: Integrated SGX530 GPU with OpenGL ES 2.0 support enables smooth 60-fps UI transitions and layered graphics compositing without external graphics IC. |
| HD Video Conferencing Endpoint | Media Server Transcoder |
Use Scenario: Room-based video conferencing system with local echo cancellation, speaker tracking, and dual-stream (main/presentation) encoding. IC Role / Device Role / Timing Role: TMS320DM8168SCYG functions as the real-time media engine - ARM manages SIP signaling and UI, DSP performs acoustic echo cancellation, and two HDVICP2 engines encode main video and presentation stream concurrently. Use Value: Dual HDVICP2 operation allows simultaneous 1080p30 encode (main) + 720p60 encode (presentation) at sub-50ms latency, meeting ITU-T G.114 voice/video sync requirements. | Use Scenario: Cloud-based video transcoding node converting broadcast feeds into adaptive bitrate streams for OTT delivery. IC Role / Device Role / Timing Role: TMS320DM8168SCYG operates as a dedicated transcode accelerator - HDVICP2 engines perform H.264 ↔ MPEG-2 ↔ VC-1 format conversion while ARM orchestrates job queues and network I/O via dual Gigabit Ethernet. Use Value: Three HDVICP2 engines enable 1:3 transcode fan-out (one input → three output bitrates/resolutions) at 1080p60, achieving 3× higher density than single-core server solutions. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar digital media processor applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| TMS320DM8167CYG | Same package and pinout; lacks SGX530 GPU; retains all three HDVICP2 engines | Suitable for headless video infrastructure where GUI rendering is unnecessary | Select when 3D graphics acceleration is not required and BOM cost reduction is prioritized |
| i.MX6Q | Quad-core ARM Cortex-A9 (1 GHz); no dedicated video coprocessor; relies on GPU (Vivante GC2000) for video acceleration | Better general-purpose compute; lower video throughput - max 1080p30 encode/decode per core | Choose for balanced CPU/GPU workloads with moderate video demands and Android ecosystem preference |
Compared with TMS320DM8168SCYG, TMS320DM8167CYG removes the SGX530 but preserves identical video acceleration capability and pin compatibility, while i.MX6Q trades dedicated HDVICP2 hardware for broader ARM multicore flexibility - making TMS320DM8168SCYG optimal for high-density, low-latency HD video pipelines requiring deterministic performance.
Availability
TMS320DM8168SCYG is available at Aetrix Electronics and suitable for video security DVR/NVR, digital signage players, and HD video conferencing endpoints requiring stable component supply, long-term industrial lifecycle support, and qualified automotive-grade thermal performance.
Supply support for TMS320DM8168SCYG includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Texas Instruments is a global semiconductor company specializing in analog and embedded processing technologies, with leadership in DSP, ARM-based SoCs, and industrial-grade signal chain solutions.
The TMS320DM8168SCYG belongs to TI's DaVinci digital media processor family, designed specifically for high-throughput, low-latency HD video infrastructure applications including surveillance, broadcasting, and interactive display systems.
FAQ
What is the maximum video resolution and frame rate supported by the TMS320DM8168SCYG for simultaneous encode and decode?
The TMS320DM8168SCYG supports simultaneous 1080p60 H.264 encode and decode using separate HDVICP2 engines. Each of the three HDVICP2 coprocessors can independently handle one 1080p60 stream, enabling configurations such as dual 1080p60 encode + single 1080p60 decode or triple 1080p30 transcode operations. Real-world throughput depends on codec profile, bitrate, and memory bandwidth allocation - verified in TI's DM8168 EVM test reports.
Does the TMS320DM8168SCYG include an integrated HDMI transmitter, and what version does it support?
Yes, the TMS320DM8168SCYG integrates an HDMI 1.3 transmitter with physical layer (PHY) and HDCP encryption engine. It supports pixel clocks up to 165 MHz, enabling full 1080p60 output with deep color (12-bit RGB/YCbCr) and xvYCC gamut extensions. The HDMI block is directly connected to the HDVPSS display pipeline and requires no external level-shifting or timing controller components.
What memory types and speeds are supported by the TMS320DM8168SCYG's external memory interfaces?
The TMS320DM8168SCYG supports dual independent 32-bit memory buses: DDR2 up to 400 MHz (DDR2-800) and DDR3 up to 800 MHz (DDR3-1600). It also supports asynchronous NOR/NAND flash (with BCH/Hamming ECC), SRAM, and pseudo-SRAM via the GPMC. Total addressable space is 2 GB across both DDR channels, with DMM-based interleaving and programmable multi-zone mapping for optimized video buffer access patterns.
Is the TMS320DM8168SCYG pin-compatible with other devices in the DM816x family, and which ones?
Yes, the TMS320DM8168SCYG is pin-compatible with TMS320DM8167CYG and TMS320DM8165CYG in the FCBGA-1031 package (25 mm × 25 mm). All share identical mechanical footprint, power ball map, and core I/O pin assignments. Functional differences - such as presence of SGX530 (DM8168 only) or number of HDVICP2 engines (3 vs. 2) - are implemented internally and do not affect PCB layout or interconnect design.
What development tools and software support are available for the TMS320DM8168SCYG?
Texas Instruments provides comprehensive toolchains for the TMS320DM8168SCYG, including Code Generation Tools v8.x for ARM and C6000 DSP, Processor SDK Linux (based on Yocto Project), DVSDK 4.x for video algorithm integration, and CCS v10+ with multicore debug support. TI also offers the DM8168 Evaluation Module (EVM) with reference schematics, layout files, and validated U-Boot/Linux kernel BSPs - all accessible via ti.com/tools/software/davinci.
TMS320DM8168SCYG Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Texas Instruments
- Series:
- DM81x Video SOC, DaVinci™
- Package/Case:
- 1031-BFBGA, FCBGA
- Packaging:
- Tray
- Product Status:
- Last Time Buy
- Type:
- Digital Media System-on-Chip (DMSoC)
- Interface:
- EBI/EMI, Ethernet, I2C, McASP, McBSP, PCI, Serial ATA, SD/SDIO, SPI, UART, USB
- Clock Rate:
- 800MHz DSP, 1.0GHz ARM®
- Non-Volatile Memory:
- ROM (48kB)
- On-Chip RAM:
- 1.5MB
- Voltage - I/O:
- 1.5V, 1.8V, 3.3V
- Voltage - Core:
- 1.00V
- Operating Temperature:
- 0°C ~ 95°C (TJ)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 1031-FCBGA (25x25)
TMS320DM8168SCYG FAQ
1.How can I place an order for TMS320DM8168SCYG through Aetrix?
Please submit a Request for Quotation (RFQ) for TMS320DM8168SCYG on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for TMS320DM8168SCYG reliable?
The price and inventory of TMS320DM8168SCYG are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for TMS320DM8168SCYG is usually 5 days.
3.What payment methods are accepted for TMS320DM8168SCYG?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for TMS320DM8168SCYG transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for TMS320DM8168SCYG?
TMS320DM8168SCYG orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your TMS320DM8168SCYG order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for TMS320DM8168SCYG?
For technical support, including TMS320DM8168SCYG datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your TMS320DM8168SCYG requirements.
6.How does Aetrix verify that TMS320DM8168SCYG is sourced from the original manufacturer or authorized distributors?
All TMS320DM8168SCYG products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that TMS320DM8168SCYG meets industry standards.
7.What is the process for return or replacement of TMS320DM8168SCYG?
All TMS320DM8168SCYG units undergo pre-shipment inspection (PSI). If there is an issue with TMS320DM8168SCYG, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The TMS320DM8168SCYG part is unused and in its original packaging.
Return procedure for TMS320DM8168SCYG:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
TMS320DM8168SCYG Tags
-
TMS320C5535AZAY10
Texas Instruments

-
TMS320VC5501PGF300
Texas Instruments

-
ADSP-BF592KCPZ
Analog Devices Inc.

-
ADAU1463WBCPZ150
Analog Devices Inc.

-
TMS320VC5402PGE100
Texas Instruments

-
ADAU1701JSTZ-RL
Analog Devices Inc.

-
ADAU1701JSTZ
Analog Devices Inc.

-
TMS320VC5502PGF300
Texas Instruments

-
ADAU1462WBCPZ300RL
Analog Devices Inc.

-
ADAU1452KCPZRL
Analog Devices Inc.

-
ADAU1452WBCPZ-RL
Analog Devices Inc.

-
TMS320C6747DZKB3
Texas Instruments
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

