My Inquiry
My Account
Texas Instruments TMS320F28032PAGS
- Part No.:
- TMS320F28032PAGS
- Manufacturer:
- Texas Instruments
- Category:
- Microcontrollers
- Package:
- 64-TQFP
- Datasheet:
-
TMS320F28032PAGS.pdf
- Description:
- IC MCU 32BIT 64KB FLASH 64TQFP
- Quantity:
- Payment:
- Shipping:
Inventory:4,275
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
TMS320F28032PAGS from Texas Instruments is a 60-MHz C28x-core real-time microcontroller with integrated Control Law Accelerator (CLA), 32 KB flash, 10 KB SARAM, 12-bit ADC (4.6 MSPS), 8 ePWM channels, and 64-pin TQFP package rated for –40°C to 125°C operation. It targets high-precision motor control and digital power conversion in EV charging modules and solar inverters.
For engineers reviewing the TMS320F28032PAGS datasheet, TMS320F28032PAGS pinout, TMS320F28032PAGS application, or TMS320F28032PAGS equivalent, key selection criteria include CLA offload capability, HRPWM dual-edge modulation support, analog comparator routing to PWM, ADC ratio-metric reference handling, and automotive-grade thermal qualification (S grade).
Technical Context
The TMS320F28032PAGS implements a Harvard-architecture 32-bit C28x CPU with atomic operations and fast interrupt response, paired with a standalone 32-bit floating-point CLA that executes control loops independently of the main CPU. Its memory subsystem includes 32 KB of secure flash, 10 KB of zero-wait-state SARAM, and 8 KB boot ROM.
Peripheral integration centers on real-time actuation: 8 ePWM modules (with 7 supporting high-resolution mode), 1 eCAP, 1 eQEP, 3 CPU timers, and a 12-bit ADC with 16 channels, dual sample-and-hold, and VREFHI/VREFLO ratio-metric referencing. All I/O is 3.3-V tolerant with configurable pullups and multiplexed GPIO.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| CPU Core | C28x 32-bit fixed-point core at 60 MHz (16.67 ns cycle time), Harvard architecture, unified memory model |
| Control Law Accelerator | Independent 32-bit floating-point accelerator (CLA) executing control code without CPU intervention |
| Flash Memory | 32 KB on-chip flash with code-security module and 128-bit lock key to prevent firmware reverse engineering |
| ADC Performance | 12-bit, 4.6 MSPS sampling rate, 216.67 ns conversion time, 16 input channels with dual sample-and-hold |
| ePWM Channels | 8 enhanced PWM channels; 7 support high-resolution mode with dual-edge control for frequency modulation |
| Operating Temperature | –40°C to +125°C (S grade), qualified per AEC Q100 for automotive power electronics applications |
| Package | 64-pin Thin Quad Flatpack (TQFP), 10.0 mm × 10.0 mm body, lead-free and RoHS compliant |
Pinout & Package
64-pin Thin Quad Flatpack (TQFP), 10.0 mm × 10.0 mm body size, 0.5 mm pitch, exposed thermal pad (non-electrical). Pin 1 marked by corner notch or dot; top view shown in datasheet Figure 5-2.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VDD, VDDA, VDDIO | Power supply rails | VDD = 3.3 V core/digital; VDDA = 3.3 V analog; VDDIO = 3.3 V I/O - all single-rail, no sequencing required |
| VSS, VSSA, VREFLO | Ground and reference return | VSS = digital ground; VSSA = analog ground; VREFLO tied internally to VSSA on PAG package |
| X1, X2 | Clock oscillator terminals | Support external crystal (4–20 MHz) or external clock source; internal PLL generates 60 MHz SYSCLK |
| GPIO0–GPIO33 | Multiplexed general-purpose I/O | 45 total GPIO (33 available on PAG); default reset state is GPIO; alternate functions include EPWM, eCAP, eQEP, SPI, SCI, I²C, LIN, eCAN |
| ADCINA0–ADCINA7, ADCINB0–ADCINB7 | Analog input channels | 16-channel 12-bit ADC; ADCINA0 shares pin with VREFHI - mutually exclusive use |
| TCK, TMS, TDI, TDO, TRST | JTAG boundary scan interface | IEEE 1149.1-compliant debug port; TRST requires external 2.2-kΩ pulldown resistor |
Key Features
| Feature | Design Value |
|---|---|
| On-chip voltage regulator (VREG) | Enables single 3.3-V supply operation; eliminates need for external LDOs or multi-rail power design |
| High-resolution ePWM (HRPWM) | 7 channels support sub-nanosecond duty-cycle resolution via dual-edge modulation for precise switching control |
| Analog comparators with DACs | 3 integrated comparators with programmable 10-bit internal references; outputs directly route to PWM trip zones for hardware fault protection |
| Ratio-metric ADC reference | ADC uses VREFHI/VREFLO as full-scale reference - immune to supply rail variation in noisy power systems |
| Code security module | 128-bit encryption key and lock mechanism prevents unauthorized read-out or firmware cloning |
Applications
| Motor Drive Control | Solar Inverter Power Stage |
|---|---|
Use Scenario: Closed-loop field-oriented control (FOC) of 3-phase BLDC/PMSM motors in HVAC compressors and industrial pumps. IC Role / Device Role / Timing Role: Real-time execution of FOC algorithm (via C28x + CLA), synchronized PWM generation, and current/voltage sensing via ADC and comparators. Use Value: Sub-microsecond interrupt latency and HRPWM enable <1% torque ripple at 20 kHz switching frequency. | Use Scenario: MPPT and grid-synchronization control in string-level solar inverters with transformerless topology. IC Role / Device Role / Timing Role: Dual-loop control (inner current loop + outer DC-link voltage loop), isolated gate driver timing, and anti-islanding detection. Use Value: Ratio-metric ADC and hardware comparator trip zones ensure accurate current measurement and fast (<2 µs) overcurrent shutdown under varying irradiance conditions. |
| EV On-Board Charger (OBC) | Industrial DC/DC Converter |
Use Scenario: Bidirectional AC/DC and DC/DC conversion in 6.6 kW OBC modules for Level 2 EV charging. IC Role / Device Role / Timing Role: Coordinated control of PFC and LLC stages, phase-shifted PWM generation, and temperature-compensated battery charging profiles. Use Value: CLA offloads 40% of computational load from C28x CPU, enabling simultaneous execution of safety monitoring (ISO 26262 ASIL-B ready) and communication stacks (CAN FD, LIN). | Use Scenario: High-efficiency 48 V–12 V/5 V DC/DC conversion in telecom rectifiers and server PSUs. IC Role / Device Role / Timing Role: Digital control of synchronous buck converter with adaptive dead-time compensation and load transient response optimization. Use Value: 60 MHz CPU + HRPWM achieves <500 ns minimum on-time control, enabling >97% efficiency at 1 MHz switching frequency with GaN FETs. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar real-time control applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| TMS320F28033PAGS | Includes CLA accelerator and 64 KB flash; same 64-pin TQFP package and S-grade temperature rating | Required for CLA-dependent control algorithms (e.g., predictive current control) and larger firmware footprints | Select when CLA offload is mandatory and flash >32 KB is needed; pin-compatible with TMS320F28032PAGS |
| TMS320F28035PAGS | 64 KB flash, 10 KB SARAM, CLA, and 14 ePWM channels; same package and S-grade rating | Needed for systems requiring >8 PWM outputs (e.g., 3-phase inverter + auxiliary converters) or extended peripheral count | Choose for higher peripheral density and future-proofing; identical pinout and footprint to TMS320F28032PAGS |
Compared with TMS320F28033PAGS and TMS320F28035PAGS, the TMS320F28032PAGS provides optimal cost-performance balance for mid-tier digital power and motor control where CLA is not required and 32 KB flash suffices - retaining full pin compatibility and thermal qualification while reducing BOM cost.
Availability
TMS320F28032PAGS is available at Aetrix Electronics and suitable for EV charging station power modules, solar string inverters, and industrial AC-DC converters requiring stable component supply across extended production lifecycles.
Supply support for TMS320F28032PAGS includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Texas Instruments is a global semiconductor company headquartered in Dallas, Texas, delivering analog and embedded processing solutions for industrial, automotive, and communications markets.
The TMS320F2803x family belongs to TI's C2000™ real-time control MCU portfolio, designed specifically for closed-loop performance in motor drives, digital power, and energy conversion systems - emphasizing deterministic timing, analog integration, and computational efficiency.
FAQ
What is the maximum operating frequency and instruction cycle time of the TMS320F28032PAGS?
The TMS320F28032PAGS operates at a maximum CPU frequency of 60 MHz, yielding a 16.67 ns instruction cycle time. This timing is achieved using the internal PLL driven by either an external crystal (X1/X2) or external clock source, with system clock (SYSCLKOUT) derived directly from the PLL output. The TMS320F28032PAGS maintains this performance across its full –40°C to +125°C operating range.
Does the TMS320F28032PAGS include a Control Law Accelerator (CLA)?
No, the TMS320F28032PAGS does not include a Control Law Accelerator. Per the official device comparison table (Table 4-1), CLA is present only in the TMS320F28033 and TMS320F28035 variants. The TMS320F28032PAGS relies solely on its C28x CPU for control loop execution, making it suitable for applications where CLA offload is not required.
What are the ADC specifications of the TMS320F28032PAGS?
The TMS320F28032PAGS features a 12-bit successive-approximation ADC with 16 input channels, 4.6 MSPS sampling rate, and 216.67 ns conversion time. It supports ratio-metric operation using VREFHI/VREFLO references and includes dual sample-and-hold circuitry. The ADC is fully integrated with the ePWM module for synchronized sampling and hardware-triggered conversions.
Which package and temperature grade does the TMS320F28032PAGS use?
The TMS320F28032PAGS uses a 64-pin Thin Quad Flatpack (TQFP) package with 10.0 mm × 10.0 mm body size and 0.5 mm pitch. Its suffix 'S' denotes the extended temperature grade: –40°C to +125°C, qualified per AEC Q100 for automotive power electronics applications such as on-board chargers and traction inverters.
How many ePWM channels does the TMS320F28032PAGS support, and which support high-resolution mode?
The TMS320F28032PAGS supports 8 enhanced PWM (ePWM) channels. Of these, 7 channels (ePWM1–ePWM7) support high-resolution mode (HRPWM) with sub-nanosecond duty-cycle adjustment and dual-edge control for frequency modulation - critical for GaN/SiC-based high-frequency power converters.
TMS320F28032PAGS Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Texas Instruments
- Package/Case:
- 64-TQFP
- Series:
- C2000™ C28x Piccolo™
- Packaging:
- Tray
- Product Status:
- Active
- Programmable:
- Not Verified
- Core Processor:
- C28x
- Core Size:
- 32-Bit Single-Core
- Speed:
- 60MHz
- Connectivity:
- CANbus, I2C, LINbus, SCI, SPI, UART/USART
- Peripherals:
- Brown-out Detect/Reset, POR, PWM, WDT
- Number of I/O:
- 33
- Program Memory Size:
- 64KB (32K x 16)
- Program Memory Type:
- FLASH
- EEPROM Size:
- -
- RAM Size:
- 10K x 16
- Voltage - Supply (Vcc/Vdd):
- 1.71V ~ 1.995V
- Data Converters:
- A/D 14x12b
- Oscillator Type:
- Internal
- Operating Temperature:
- -40°C ~ 125°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
TMS320F28032PAGS FAQ
1.How can I place an order for TMS320F28032PAGS through Aetrix?
Please submit a Request for Quotation (RFQ) for TMS320F28032PAGS on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for TMS320F28032PAGS reliable?
The price and inventory of TMS320F28032PAGS are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for TMS320F28032PAGS is usually 5 days.
3.What payment methods are accepted for TMS320F28032PAGS?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for TMS320F28032PAGS transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for TMS320F28032PAGS?
TMS320F28032PAGS orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your TMS320F28032PAGS order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for TMS320F28032PAGS?
For technical support, including TMS320F28032PAGS datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your TMS320F28032PAGS requirements.
6.How does Aetrix verify that TMS320F28032PAGS is sourced from the original manufacturer or authorized distributors?
All TMS320F28032PAGS products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that TMS320F28032PAGS meets industry standards.
7.What is the process for return or replacement of TMS320F28032PAGS?
All TMS320F28032PAGS units undergo pre-shipment inspection (PSI). If there is an issue with TMS320F28032PAGS, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The TMS320F28032PAGS part is unused and in its original packaging.
Return procedure for TMS320F28032PAGS:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
TMS320F28032PAGS Tags
-
ATTINY4-TSHR
Microchip Technology
-
ATTINY10-TSHR
Microchip Technology
-
ATTINY10-TS8R
Microchip Technology
-
ATTINY202-SSNR
Microchip Technology
-
ATTINY202-SSFR
Microchip Technology
-
ATTINY402-SSNR
Microchip Technology
-
PIC16F15213T-I/MF
Microchip Technology
-
PIC16F15213-E/MF
Microchip Technology
-
PIC10F200T-I/OT
Microchip Technology
-
ATTINY412-SSNR
Microchip Technology
-
PIC10F202T-I/OT
Microchip Technology
-
ATTINY404-SSNR
Microchip Technology
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
