My Inquiry
My Account
Texas Instruments TMS320F28032RSHS
- Part No.:
- TMS320F28032RSHS
- Manufacturer:
- Texas Instruments
- Category:
- Microcontrollers
- Package:
- 56-VFQFN Exposed Pad
- Datasheet:
-
TMS320F28032RSHS.pdf
- Description:
- IC MCU 32BIT 64KB FLASH 56VQFN
- Quantity:
- Payment:
- Shipping:
Inventory:4,733
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
TMS320F28032RSHS from Texas Instruments is a 60-MHz C28x-core real-time microcontroller with integrated Control Law Accelerator (CLA), 32 KB flash, 10 KB SARAM, 12-bit ADC (4.6 MSPS), 8 ePWM channels, and 56-pin VQFN package rated for –40°C to 125°C operation. It targets high-precision motor control and digital power conversion in EV charging modules and solar inverters.
For engineers reviewing the TMS320F28032RSHS datasheet, TMS320F28032RSHS pinout, TMS320F28032RSHS application, or TMS320F28032RSHS equivalent, key selection criteria include CLA offload capability, HRPWM dual-edge modulation support, analog comparator routing to PWM, ADC sample-and-hold timing, and VQFN thermal performance in compact power stages.
Technical Context
The TMS320F28032RSHS implements a Harvard-architecture C28x CPU with atomic operations and fast interrupt response, coupled with a dedicated 32-bit floating-point CLA that executes control loops independently of the main CPU. Its memory subsystem includes 32 KB of secure flash, 10 KB of zero-wait-state SARAM, and boot ROM with code-security module enabling 128-bit key locking.
Peripheral integration centers on real-time actuation: 8 ePWM channels (with 7 supporting high-resolution mode), 3 eCAP inputs, 1 eQEP module, 16-channel 12-bit ADC with dual sample-and-hold and 216.67 ns conversion time, plus analog comparators with internal 10-bit references routed directly to PWM trip zones.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| CPU Core | C28x 32-bit fixed-point, 60 MHz (16.67 ns cycle time), Harvard architecture, unified memory model |
| Control Accelerator | CLA coprocessor: 32-bit floating-point, independent execution, no CPU intervention required for control law updates |
| Flash Memory | 32 KB × 16-bit, secure with 128-bit key lock, supports in-field firmware updates without external programmer |
| ADC Performance | 12-bit, 4.6 MSPS, 216.67 ns conversion time, 16 input channels, dual sample-and-hold, ratio-metric reference support |
| ePWM Channels | 8 total; 7 support high-resolution mode with dual-edge control for frequency-modulated topologies like resonant LLC |
| Package & Temp | 56-pin RSH VQFN (7.0 mm × 7.0 mm), –40°C to 125°C industrial temperature grade (S suffix) |
| Analog Integration | 3 comparators with internal 10-bit DACs, direct PWM trip zone routing, on-chip temperature sensor, VREFHI/VREFLO pins |
Pinout & Package
56-pin RSH Very Thin Quad Flatpack (No Lead) VQFN package (7.0 mm × 7.0 mm), exposed thermal pad, 0.4 mm pitch, RoHS-compliant. Designed for high-density PCB layouts with low thermal resistance in motor drive and power conversion applications.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VDD, VDDA, VDDIO | Power supply rails | VDD = 3.3 V core/digital; VDDA = 3.3 V analog; VDDIO = 3.3 V I/O - single-rail operation enabled by internal regulator |
| VSS, VSSA, VREFLO | Ground and reference return | VSSA tied to VREFLO internally on RSH package; separates analog/thermal ground paths for ADC accuracy |
| GPIO0–GPIO23, GPIO28–GPIO38 | Configurable I/O | 45 total GPIOs; multiplexed with peripherals including ePWM, eCAP, eQEP, SPI, I2C, LIN, eCAN, SCI; pullups enabled at reset on non-PWM pins |
| X1, X2, XCLKIN, XCLKOUT | Clock interface | Supports crystal oscillator (X1/X2), external clock (XCLKIN), or internal zero-pin oscillators; XCLKOUT configurable as SYSCLKOUT/2 or /4 |
| TRST, TCK, TMS, TDI, TDO | JTAG boundary scan | IEEE 1149.1 compliant; TRST requires external 2.2-kΩ pulldown; all JTAG signals mapped to GPIO pins (35–38, 6) |
| ADCINA0–ADCINA7, ADCINB0–ADCINB7 | Analog inputs | 16-channel 12-bit ADC; A/B banks support simultaneous sampling; ADCINA0 shares pin with VREFHI (mutually exclusive use) |
| COMP1A–COMP3B, COMP1OUT–COMP3OUT | Analog comparator I/O | 3 comparators with internal 10-bit DACs; outputs routable to ePWM trip zones for hardware-based fault protection |
Key Features
| Feature | Design Value |
|---|---|
| Programmable Control Law Accelerator (CLA) | Offloads PID, field-oriented control, and observer calculations from CPU - enables sub-1-µs loop closure while freeing C28x for communication and diagnostics |
| High-Resolution PWM (HRPWM) | 7 channels support 150-ps resolution and dual-edge control - essential for soft-switching topologies (LLC, phase-shifted full-bridge) and precise dead-time management |
| Analog Comparator + DAC Integration | 3 comparators with programmable 10-bit internal references; outputs directly trigger ePWM trip zones - eliminates software latency in overcurrent/overvoltage shutdown |
| Secure Code Execution | 128-bit security key locks flash/SARAM/OTP; prevents firmware reverse engineering and unauthorized reprogramming in production systems |
| Single 3.3-V Supply Operation | No power sequencing required; internal voltage regulator eliminates need for separate 1.8-V rail - reduces BOM count and layout complexity in space-constrained designs |
Applications
| EV Charging Power Module | Solar String Inverter |
|---|---|
Use Scenario: Bidirectional AC/DC and DC/DC conversion in 11–22 kW on-board chargers and DC fast-charging stations. IC Role / Device Role / Timing Role: Real-time control of interleaved PFC, isolated DC/DC, and battery-side converters using CLA-accelerated current/voltage loops and HRPWM timing. Use Value: Sub-microsecond loop closure enables >98% efficiency at 100 kHz switching; secure boot prevents malicious firmware injection in networked charging infrastructure. | Use Scenario: MPPT tracking and grid-synchronized inversion in residential and commercial string inverters up to 10 kW. IC Role / Device Role / Timing Role: Simultaneous control of boost-stage MPPT and full-bridge inverter using dual-sample ADC and synchronized ePWM outputs. Use Value: 4.6 MSPS ADC with dual sample-and-hold captures voltage/current at switching edges; HRPWM ensures <100 ps dead-time accuracy for SiC MOSFET gate driving. |
| Industrial AC Drive Control | Energy Storage PCS |
Use Scenario: Sensorless FOC control of induction and permanent magnet motors in HVAC compressors and conveyor drives. IC Role / Device Role / Timing Role: eQEP decoding for rotor position, eCAP for hall sensor timing, CLA-executed observer algorithms, and 8-channel ePWM for 3-phase + braking control. Use Value: On-chip temperature sensor and comparator-based hardware trip zones enable Class 100 functional safety compliance without external monitoring ICs. | Use Scenario: Bi-directional power conversion between battery stacks and medium-voltage grid interfaces in utility-scale energy storage systems. IC Role / Device Role / Timing Role: Coordinated control of DC-link chopper, isolation transformer driver, and grid-tie inverter using multiple ePWM sync signals and shared ADC sampling. Use Value: 16-channel ADC with ratio-metric VREFHI/VREFLO supports accurate current sensing across wide dynamic range; secure flash protects firmware against cyber tampering. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar real-time control applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| TMS320F28035RSH | 64 KB flash, 10 KB SARAM, CLA included, 14 ePWM channels, 16 ADC channels, same 56-pin RSH package | Higher memory and peripheral count supports larger control algorithms and multi-axis motion control | Select when firmware size exceeds 32 KB or additional ePWM/eCAP resources are needed for complex topologies |
| TMS320F28034RSH | 32 KB flash, 10 KB SARAM, no CLA, 14 ePWM channels, 16 ADC channels, same 56-pin RSH package | Lacks CLA acceleration; relies solely on C28x CPU for control law execution | Select for cost-sensitive applications where control loop timing requirements fit within C28x bandwidth and CLA is not required |
Compared with TMS320F28035RSH, the TMS320F28032RSHS offers lower flash capacity but identical CLA and HRPWM capability - making it optimal for compact, CLA-dependent digital power designs. Versus TMS320F28034RSH, the TMS320F28032RSHS adds CLA offload without increasing pin count or thermal footprint.
Availability
TMS320F28032RSHS is available at Aetrix Electronics and suitable for EV charging power modules, solar string inverters, and industrial AC drive control requiring stable component supply across extended temperature ranges and long production lifecycles.
Supply support for TMS320F28032RSHS includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Texas Instruments is a global semiconductor company delivering analog and embedded processing solutions for industrial, automotive, and communications markets.
The TMS320F2803x family delivers C28x real-time control performance in low-pin-count packages, targeting cost-sensitive motor control and digital power applications with integrated analog peripherals and CLA acceleration.
FAQ
What is the maximum operating frequency and instruction cycle time of the TMS320F28032RSHS?
The TMS320F28032RSHS operates at a maximum CPU frequency of 60 MHz, delivering a 16.67 ns instruction cycle time. This timing is confirmed in the device comparison table and applies to all F2803x variants including the RSH package. The TMS320F28032RSHS achieves deterministic real-time response through Harvard bus architecture and atomic CPU instructions.
Does the TMS320F28032RSHS include a Control Law Accelerator (CLA)?
Yes, the TMS320F28032RSHS includes a dedicated 32-bit floating-point CLA coprocessor that executes control algorithms independently of the main C28x CPU. This is explicitly confirmed in Table 4-1 of the datasheet, where "CLA" is marked "Yes" for the 28032 variant. The CLA enables parallel execution of time-critical loops such as FOC current regulators.
What ADC performance specifications does the TMS320F28032RSHS support?
The TMS320F28032RSHS features a 12-bit ADC with 4.6 MSPS sampling rate, 216.67 ns conversion time, 16 input channels, dual sample-and-hold capability, and ratio-metric VREFHI/VREFLO reference support. These values are specified in Table 4-1 and confirmed in Section 7.9 of the technical reference manual for the F2803x family.
How many ePWM channels does the TMS320F28032RSHS provide, and how many support high-resolution mode?
The TMS320F28032RSHS provides 8 ePWM channels, with 7 supporting high-resolution mode (HRPWM). This configuration is documented in Table 4-1 under "High-resolution ePWM Channels" for the 28032 row. HRPWM enables 150-ps resolution and dual-edge control for advanced soft-switching topologies.
What package type and temperature grade does the TMS320F28032RSHS use?
The TMS320F28032RSHS uses the 56-pin RSH VQFN package (7.0 mm × 7.0 mm) and is rated for –40°C to 125°C operation (S temperature grade). This is confirmed in the Device Information table and Package Type row of Table 4-1, where "RSH" is listed for the 28032 column and "S" appears under Temperature Options.
TMS320F28032RSHS Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Texas Instruments
- Package/Case:
- 56-VFQFN Exposed Pad
- Series:
- C2000™ C28x Piccolo™
- Packaging:
- Tray
- Product Status:
- Last Time Buy
- Programmable:
- Not Verified
- Core Processor:
- C28x
- Core Size:
- 32-Bit Single-Core
- Speed:
- 60MHz
- Connectivity:
- CANbus, I2C, LINbus, SCI, SPI, UART/USART
- Peripherals:
- Brown-out Detect/Reset, POR, PWM, WDT
- Number of I/O:
- 26
- Program Memory Size:
- 64KB (32K x 16)
- Program Memory Type:
- FLASH
- EEPROM Size:
- -
- RAM Size:
- 10K x 16
- Voltage - Supply (Vcc/Vdd):
- 1.71V ~ 1.995V
- Data Converters:
- A/D 13x12b
- Oscillator Type:
- Internal
- Operating Temperature:
- -40°C ~ 125°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
TMS320F28032RSHS FAQ
1.How can I place an order for TMS320F28032RSHS through Aetrix?
Please submit a Request for Quotation (RFQ) for TMS320F28032RSHS on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for TMS320F28032RSHS reliable?
The price and inventory of TMS320F28032RSHS are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for TMS320F28032RSHS is usually 5 days.
3.What payment methods are accepted for TMS320F28032RSHS?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for TMS320F28032RSHS transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for TMS320F28032RSHS?
TMS320F28032RSHS orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your TMS320F28032RSHS order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for TMS320F28032RSHS?
For technical support, including TMS320F28032RSHS datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your TMS320F28032RSHS requirements.
6.How does Aetrix verify that TMS320F28032RSHS is sourced from the original manufacturer or authorized distributors?
All TMS320F28032RSHS products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that TMS320F28032RSHS meets industry standards.
7.What is the process for return or replacement of TMS320F28032RSHS?
All TMS320F28032RSHS units undergo pre-shipment inspection (PSI). If there is an issue with TMS320F28032RSHS, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The TMS320F28032RSHS part is unused and in its original packaging.
Return procedure for TMS320F28032RSHS:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
TMS320F28032RSHS Tags
-
ATTINY4-TSHR
Microchip Technology
-
ATTINY10-TSHR
Microchip Technology
-
ATTINY10-TS8R
Microchip Technology
-
ATTINY202-SSNR
Microchip Technology
-
ATTINY202-SSFR
Microchip Technology
-
ATTINY402-SSNR
Microchip Technology
-
PIC16F15213T-I/MF
Microchip Technology
-
PIC16F15213-E/MF
Microchip Technology
-
PIC10F200T-I/OT
Microchip Technology
-
ATTINY412-SSNR
Microchip Technology
-
PIC10F202T-I/OT
Microchip Technology
-
ATTINY404-SSNR
Microchip Technology
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
