My Inquiry
My Account
Texas Instruments TMS320F28034PAGT
- Part No.:
- TMS320F28034PAGT
- Manufacturer:
- Texas Instruments
- Category:
- Microcontrollers
- Package:
- 64-TQFP
- Datasheet:
-
TMS320F28034PAGT.pdf
- Description:
- IC MCU 32BIT 128KB FLASH 64TQFP
- Quantity:
- Payment:
- Shipping:
Inventory:4,017
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
TMS320F28034PAGT from Texas Instruments is a 60-MHz C28x-core real-time microcontroller with integrated Control Law Accelerator (CLA), 32 KB flash, 10 KB SARAM, 12-bit ADC (4.6 MSPS, 14 channels), 12 ePWM channels, and 32-bit CPU timers - designed for closed-loop motor control, digital power conversion, and EV charging modules.
For engineers reviewing the TMS320F28034PAGT datasheet, TMS320F28034PAGT pinout, TMS320F28034PAGT application, or TMS320F28034PAGT equivalent, key selection criteria include CLA offload capability, HRPWM dual-edge modulation support, analog comparator routing to PWM, ADC latency (216.67 ns), and TQFP-64 package compatibility with industrial temperature range (–40°C to 105°C).
Technical Context
The TMS320F28034PAGT implements a Harvard architecture C28x CPU with atomic instructions and zero-wait-state memory access, paired with a dedicated 32-bit floating-point CLA that executes control loops independently of the main CPU. Its peripheral set includes ePWM modules with high-resolution extensions (HRPWM), eCAP, eQEP, and dual-sample-and-hold ADC for synchronized current sensing.
It integrates on-chip voltage regulation (single 3.3-V supply), programmable GPIO filtering, PIE interrupt expansion, and code-security module with 128-bit key lock - enabling secure firmware deployment in safety-aware industrial and automotive-grade systems without external power sequencing.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| CPU Core | C28x 32-bit fixed-point, 60 MHz (16.67 ns cycle time), Harvard bus, unified memory model |
| Control Law Accelerator | Dedicated 32-bit floating-point CLA; executes independent control code without CPU intervention |
| Flash Memory | 32 KB (16-bit word); supports secure boot and code protection via 128-bit key lock |
| ADC Performance | 12-bit, 4.6 MSPS, 14 input channels, 216.67 ns conversion time, dual sample-and-hold |
| ePWM Channels | 12 channels with high-resolution extension (HRPWM) enabling dual-edge frequency modulation |
| Package & Temp | 64-pin TQFP (PAG), 10.0 mm × 10.0 mm; rated for –40°C to 105°C (industrial grade) |
| Analog Integration | 3 comparators with internal 10-bit DACs; outputs directly routable to PWM trip zones |
Pinout & Package
64-pin Thin Quad Flatpack (TQFP), body size 10.0 mm × 10.0 mm, lead pitch 0.5 mm, RoHS-compliant.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VDD, VDDA, VDDIO | Power supply rails | VDD = core (1.8 V), VDDA = analog (3.3 V), VDDIO = I/O (3.3 V); internal regulator enables single-rail 3.3-V operation |
| X1, X2 | Clock oscillator terminals | Support external crystal (4–20 MHz) or external clock source; on-chip oscillators eliminate need for external components |
| GPIO0–GPIO33 | Programmable I/O | Up to 33 multiplexed GPIO pins with configurable input filtering and pullup/pulldown control |
| EPWM1A–EPWM6B | PWM output terminals | 12 ePWM outputs; HRPWM mode enables sub-nanosecond resolution for precise timing in motor phase control |
| ADCINA0–ADCINA7, ADCINB0–ADCINB7 | Analog inputs | 14-channel 12-bit ADC with ratio-metric reference (VREFHI/VREFLO); supports simultaneous sampling via dual S/H |
| TCK, TMS, TDI, TDO, TRST | JTAG debug interface | IEEE 1149.1-compliant boundary scan; TRST requires external 2.2-kΩ pulldown for reliable debug initialization |
Key Features
| Feature | Design Value |
|---|---|
| CLA Offload Engine | Enables parallel execution of time-critical control loops (e.g., field-oriented control) while freeing CPU for communication and supervision tasks |
| HRPWM Dual-Edge Modulation | Allows independent control of rising and falling edges within same PWM period - essential for resonant LLC and active rectifier topologies |
| Analog Comparator Routing | Comparator outputs (COMP1OUT–COMP3OUT) can directly trigger ePWM trip zones, enabling hardware-fast overcurrent protection (<100 ns response) |
| Secure Boot & Code Protection | 128-bit encrypted key lock prevents unauthorized readout or firmware reverse engineering; OTP space stores calibration data |
| Single-Supply Operation | Internal LDO generates 1.8-V core voltage from 3.3-V rail - eliminates external regulators and power sequencing complexity |
Applications
| Motor Drive Control | Digital Power Conversion |
|---|---|
Use Scenario: Closed-loop field-oriented control (FOC) of PMSM/BLDC motors in HVAC compressors and industrial fans. IC Role / Device Role / Timing Role: Real-time execution of FOC algorithm (Park/Clark transforms, PI regulators) via CLA; ePWM and ADC coordinate sub-microsecond current sampling and gate drive timing. Use Value: Enables <1-µs current loop update rate with deterministic latency, reducing torque ripple and improving efficiency at partial load. | Use Scenario: High-frequency LLC resonant DC/DC converter in server PSUs and telecom rectifiers. IC Role / Device Role / Timing Role: Generates variable-frequency, phase-shifted PWM signals using HRPWM; synchronizes ADC sampling to switching transitions for accurate voltage/current reconstruction. Use Value: Achieves >97% peak efficiency by precisely controlling resonant tank timing and enabling adaptive dead-time optimization. |
| EV Charging Module | Solar Inverter Control |
Use Scenario: AC-input BLDC motor drive and bidirectional OBC (on-board charger) power stage control in electric vehicles. IC Role / Device Role / Timing Role: Manages interleaved PFC and DC/DC stages via multiple ePWM modules; uses eQEP for rotor position feedback and eCAP for grid synchronization. Use Value: Supports 6.6 kW OBC with <±0.5% output voltage regulation across line/load transients using hardware-accelerated control loops. | Use Scenario: String-level MPPT and grid-synchronization in residential solar inverters and power optimizers. IC Role / Device Role / Timing Role: Executes fast MPPT algorithms (P&O, IncCond) on CLA; interfaces with isolated ADCs and gate drivers via ePWM and SPI peripherals. Use Value: Delivers >99.5% weighted efficiency (CEC) by minimizing control loop delay and supporting predictive reactive power injection. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar real-time control applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| TMS320F28035PAGT | 64 KB flash, 10 KB SARAM, 14 ePWM channels, 2 HRCAP modules, CLA enabled | Higher memory and peripheral count for complex multi-loop systems (e.g., dual-motor drives) | Select when additional flash for OTA updates or extra HRPWM channels for interleaved topologies are required. |
| TMS320F28033PAGT | 32 KB flash, 10 KB SARAM, 14 ePWM channels, CLA enabled, no HRCAP | Same peripheral count as TMS320F28034PAGT but lacks HRCAP for high-res capture; lower cost | Choose for cost-sensitive motor control where HRCAP is unused and CLA + 14 ePWM suffice. |
Compared with TMS320F28035PAGT, the TMS320F28034PAGT offers balanced memory (32 KB flash) and HRPWM capability without HRCAP overhead; versus TMS320F28033PAGT, it adds HRCAP support for precise edge timing in resonant converters - making it optimal for digital power with tight timing constraints.
Availability
TMS320F28034PAGT is available at Aetrix Electronics and suitable for motor drive control, digital power conversion, and EV charging station power modules requiring stable component supply across industrial temperature ranges.
Supply support for TMS320F28034PAGT includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Texas Instruments is a global semiconductor company specializing in analog, embedded processing, and connectivity technologies for industrial, automotive, and consumer applications.
The TMS320F2803x product line delivers entry-performance real-time control MCUs optimized for cost-sensitive, high-efficiency motor and power electronics systems - emphasizing analog integration, CLA acceleration, and single-supply simplicity.
FAQ
What is the maximum operating frequency of the TMS320F28034PAGT?
The TMS320F28034PAGT operates at a maximum CPU frequency of 60 MHz, corresponding to a 16.67-ns instruction cycle time. This speed is achieved using the C28x 32-bit fixed-point core with zero-wait-state access to on-chip flash and SARAM. The device maintains full timing compliance across its specified industrial temperature range (–40°C to 105°C).
Does the TMS320F28034PAGT include a hardware accelerator for control law execution?
Yes, the TMS320F28034PAGT includes a dedicated Control Law Accelerator (CLA) - a 32-bit floating-point co-processor that runs independently of the main C28x CPU. It supports parallel execution of time-critical control tasks such as field-oriented control (FOC) or PID loops, reducing CPU load and improving real-time determinism in applications like motor drives and digital power.
How many PWM channels does the TMS320F28034PAGT support, and what resolution features are available?
The TMS320F28034PAGT supports 12 enhanced PWM (ePWM) channels, with high-resolution PWM (HRPWM) capability on all channels. HRPWM enables sub-nanosecond resolution for both rising and falling edges, allowing dual-edge modulation critical for resonant topologies like LLC and ZVS converters. Each ePWM module also includes trip-zone logic for hardware-based fault protection.
What analog peripherals are integrated into the TMS320F28034PAGT?
The TMS320F28034PAGT integrates a 12-bit, 4.6-MSPS ADC with 14 input channels and dual sample-and-hold; three analog comparators with internal 10-bit DAC references; and an on-chip temperature sensor. Comparator outputs can be routed directly to ePWM trip zones for hardware-fast overcurrent detection, and ADC inputs support ratio-metric referencing (VREFHI/VREFLO) for improved noise immunity in noisy power environments.
Is the TMS320F28034PAGT pin-compatible with other devices in the F2803x family?
The TMS320F28034PAGT shares the same 64-pin TQFP (PAG) package footprint and pinout with TMS320F28033PAGT and TMS320F28035PAGT, enabling direct PCB reuse across variants. However, functional differences exist - notably, TMS320F28034PAGT includes HRCAP modules and specific ADC channel mapping not present in TMS320F28033PAGT, and has less flash than TMS320F28035PAGT. Firmware and peripheral configuration must be validated per device.
TMS320F28034PAGT Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Texas Instruments
- Package/Case:
- 64-TQFP
- Series:
- C2000™ C28x Piccolo™
- Packaging:
- Tray
- Product Status:
- Active
- Programmable:
- Not Verified
- Core Processor:
- C28x
- Core Size:
- 32-Bit Single-Core
- Speed:
- 60MHz
- Connectivity:
- CANbus, I2C, LINbus, SCI, SPI, UART/USART
- Peripherals:
- Brown-out Detect/Reset, POR, PWM, WDT
- Number of I/O:
- 33
- Program Memory Size:
- 128KB (64K x 16)
- Program Memory Type:
- FLASH
- EEPROM Size:
- -
- RAM Size:
- 10K x 16
- Voltage - Supply (Vcc/Vdd):
- 1.71V ~ 1.995V
- Data Converters:
- A/D 14x12b
- Oscillator Type:
- Internal
- Operating Temperature:
- -40°C ~ 105°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
TMS320F28034PAGT FAQ
1.How can I place an order for TMS320F28034PAGT through Aetrix?
Please submit a Request for Quotation (RFQ) for TMS320F28034PAGT on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for TMS320F28034PAGT reliable?
The price and inventory of TMS320F28034PAGT are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for TMS320F28034PAGT is usually 5 days.
3.What payment methods are accepted for TMS320F28034PAGT?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for TMS320F28034PAGT transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for TMS320F28034PAGT?
TMS320F28034PAGT orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your TMS320F28034PAGT order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for TMS320F28034PAGT?
For technical support, including TMS320F28034PAGT datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your TMS320F28034PAGT requirements.
6.How does Aetrix verify that TMS320F28034PAGT is sourced from the original manufacturer or authorized distributors?
All TMS320F28034PAGT products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that TMS320F28034PAGT meets industry standards.
7.What is the process for return or replacement of TMS320F28034PAGT?
All TMS320F28034PAGT units undergo pre-shipment inspection (PSI). If there is an issue with TMS320F28034PAGT, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The TMS320F28034PAGT part is unused and in its original packaging.
Return procedure for TMS320F28034PAGT:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
TMS320F28034PAGT Tags
-
ATTINY4-TSHR
Microchip Technology
-
ATTINY10-TSHR
Microchip Technology
-
ATTINY10-TS8R
Microchip Technology
-
ATTINY202-SSNR
Microchip Technology
-
ATTINY202-SSFR
Microchip Technology
-
ATTINY402-SSNR
Microchip Technology
-
PIC16F15213T-I/MF
Microchip Technology
-
PIC16F15213-E/MF
Microchip Technology
-
PIC10F200T-I/OT
Microchip Technology
-
ATTINY412-SSNR
Microchip Technology
-
PIC10F202T-I/OT
Microchip Technology
-
ATTINY404-SSNR
Microchip Technology
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
