My Inquiry
My Account
Texas Instruments TMS320F28035PAGT
- Part No.:
- TMS320F28035PAGT
- Manufacturer:
- Texas Instruments
- Category:
- Microcontrollers
- Package:
- 64-TQFP
- Datasheet:
-
TMS320F28035PAGT.pdf
- Description:
- IC MCU 32BIT 128KB FLASH 64TQFP
- Quantity:
- Payment:
- Shipping:
Inventory:594
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
TMS320F28035PAGT from Texas Instruments is a 60-MHz C28x-core real-time microcontroller with integrated Control Law Accelerator (CLA), 64KB flash, 10KB SARAM, 12-bit 4.6-MSPS ADC, 14 ePWM channels (7 with high-resolution capability), and dual comparators with DACs - deployed in EV charging power modules, solar string inverters, and industrial AC-DC converters.
For engineers reviewing the TMS320F28035PAGT datasheet, TMS320F28035PAGT pinout, TMS320F28035PAGT application, or TMS320F28035PAGT equivalent, key selection criteria include CLA offload capability for real-time control loops, HRPWM dual-edge modulation support, on-chip temperature sensor + VREFHI/VREFLO ratio-metric ADC referencing, and TQFP-64 package compatibility with industrial thermal and layout constraints.
Technical Context
The TMS320F28035PAGT implements a Harvard-architecture C28x CPU with atomic instruction execution, unified memory model, and zero-pin internal oscillators - enabling deterministic 16.67-ns cycle-time control. Its CLA operates independently of the main CPU using 32-bit floating-point math to accelerate PID, field-oriented control (FOC), and observer algorithms.
Peripheral integration includes ePWM modules with EPWMSYNCI/EPWMSYNCO synchronization inputs, HRCAP for sub-nanosecond edge capture, and analog subsystems where COMP1OUT/COMP2OUT/COMP3OUT can directly drive PWM trip zones - supporting fast overcurrent protection in motor drives and DC/DC converters.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| CPU Core | TMS320C28x 32-bit fixed-point core, 60 MHz (16.67 ns cycle time), Harvard bus, atomic operations |
| Control Law Accelerator | 32-bit floating-point CLA coprocessor executing control code independently of CPU - reduces main CPU load for real-time loop closure |
| Flash Memory | 64KB × 16-bit on-chip flash with security wrapper - supports secure firmware storage and code protection via 128-bit key lock |
| ADC | 12-bit, 4.6 MSPS sampling rate, 16-channel input mux, dual sample-and-hold, ratio-metric VREFHI/VREFLO referencing |
| ePWM Channels | 14 total channels; 7 support high-resolution mode (HRPWM) with dual-edge control for frequency modulation in resonant converters |
| Package & Temp Range | 64-pin TQFP (PAG), 10.0 mm × 10.0 mm body; rated for –40°C to 105°C (T-grade) |
| Communication Peripherals | 1× eCAN, 1× LIN, 2× SPI, 1× I²C, 1× SCI (UART), all with FIFO buffers - enables multi-protocol system-level communication |
Pinout & Package
64-pin Thin Quad Flatpack (TQFP) package, 10.0 mm × 10.0 mm body size, 0.5 mm pitch, RoHS-compliant lead finish.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VDD, VDDIO, VDDA | Power supply rails | VDD = 3.3 V core; VDDIO = 3.3 V I/O; VDDA = 3.3 V analog - single-rail operation enabled by internal regulator |
| X1, X2 | Clock oscillator terminals | Support external crystal (4–20 MHz) or external clock source; internal PLL generates SYSCLKOUT up to 60 MHz |
| GPIO0–GPIO44 (multiplexed) | Configurable digital I/O | 45 total GPIO pins; 6 AIO-capable pins support analog comparator inputs; pullups enabled at reset on non-PWM pins |
| EPWM1A–EPWM7B | PWM output terminals | 14 ePWM outputs; 7 support HRPWM with sub-150-ps resolution - critical for ZVS/ZCS soft-switching in high-efficiency power stages |
| ADCINA0–ADCINA7, ADCINB0–ADCINB7 | Analog input channels | 16-channel 12-bit ADC with dedicated A/B banks; VREFHI/VREFLO referenced - enables isolated current/voltage sensing with ratiometric accuracy |
| TCK, TMS, TDI, TDO, TRST | JTAG debug interface | IEEE 1149.1-compliant boundary scan; TRST requires external 2.2-kΩ pulldown - supports real-time emulation and hardware breakpoint debugging |
Key Features
| Feature | Design Value |
|---|---|
| Programmable Control Law Accelerator (CLA) | Offloads time-critical control tasks (e.g., FOC inner loops) from C28x CPU - enables <500 ns loop latency while freeing CPU for communications and diagnostics |
| High-Resolution PWM (HRPWM) | 7 channels with dual-edge modulation and 150-ps resolution - supports variable-frequency resonant topologies (LLC, PSFB) without external timers |
| Analog Comparator with DACs | 3 comparators with integrated 10-bit DAC references; outputs routed directly to ePWM trip zones - enables cycle-by-cycle overcurrent shutdown in <100 ns |
| On-chip Temperature Sensor | Integrated die-temperature sensor calibrated across –40°C to 105°C - provides real-time thermal monitoring for inverter IGBT/MOSFET derating without external components |
| Code Security Module | 128-bit encryption key + lock mechanism protecting flash/SARAM/OTP - prevents firmware reverse engineering and unauthorized reprogramming in production systems |
Applications
| EV Charging Power Module | Solar String Inverter |
|---|---|
|
Use Scenario: Bidirectional AC/DC and DC/DC conversion in 11–22 kW on-board chargers and DC fast-charging stations. IC Role / Device Role / Timing Role: Real-time control of interleaved PFC and CLLC resonant DC/DC stages; CLA handles voltage/current dual-loop regulation while C28x manages CAN/LIN communication and safety monitoring. Use Value: HRPWM dual-edge control enables precise timing of ZVS transitions, reducing switching losses by >30% vs. standard PWM in 100+ kHz resonant converters. |
Use Scenario: MPPT and grid-synchronization control in residential/commercial string inverters with transformerless topology. IC Role / Device Role / Timing Role: Executes fast MPPT algorithms (P&O, INC Cond) and grid-tie sine-wave generation using ePWM + HRCAP for zero-crossing detection and phase-locking. Use Value: 4.6 MSPS ADC with dual sample-and-hold captures simultaneous current/voltage waveforms at 200 kSPS per channel - enabling real-time harmonic analysis and THD <1.5% compliance. |
| Industrial AC-DC Power Supply | AC Drive Control Module |
|
Use Scenario: High-efficiency, digitally controlled telecom rectifiers and server PSUs requiring PMBus communication and dynamic load transient response. IC Role / Device Role / Timing Role: Controls active clamp forward or LLC half-bridge; uses comparators + ePWM trip zones for adaptive overcurrent protection and adaptive dead-time insertion. Use Value: On-chip comparators with 10-bit DAC references eliminate need for external op-amps and reference ICs - reducing BOM count by 3 components per channel. |
Use Scenario: Closed-loop vector control of 3-phase induction and permanent magnet motors in HVAC compressors and conveyor drives. IC Role / Device Role / Timing Role: Runs field-oriented control (FOC) on CLA while C28x handles encoder quadrature decoding (eQEP), CAN-based command interface, and thermal management. Use Value: eQEP module with 4× quadrature interpolation and HRCAP input achieves <1 μm position resolution in linear motor applications - meeting servo-grade motion control requirements. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar real-time control applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| TMS320F28034PAGT | Same 64-pin TQFP package, 60 MHz C28x core, but only 32KB flash and no CLA accelerator | Lacks CLA offload capability - limits use in high-bandwidth control loops requiring sub-1 μs latency | Select when cost-sensitive designs do not require floating-point acceleration or >32KB code space |
| TMS320F28035PN | Same core, CLA, flash, and peripherals, but in 80-pin LQFP (12 mm × 12 mm) package with 45 GPIOs | Offers 12 additional GPIOs and full 16-channel ADC access - suited for complex I/O routing and higher channel-count systems | Select when board layout allows larger footprint and design requires maximum peripheral flexibility |
Compared with TMS320F28034PAGT, the TMS320F28035PAGT delivers CLA-accelerated control and double flash capacity for complex firmware; versus TMS320F28035PN, it trades I/O count and package size for compactness and thermal density in space-constrained power modules.
Availability
TMS320F28035PAGT is available at Aetrix Electronics and suitable for EV charging station power modules, solar string inverters, and industrial AC-DC power supplies requiring stable component supply, long-term lifecycle support, and automotive-grade reliability validation.
Supply support for TMS320F28035PAGT includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Texas Instruments is a global semiconductor company specializing in analog, embedded processing, and connectivity technologies - with leadership in real-time control MCUs for power electronics and industrial automation.
The TMS320F28035PAGT belongs to TI's C2000™ F2803x family, designed specifically for high-precision, low-latency closed-loop control in digital power, motor drives, and renewable energy systems - emphasizing analog integration, computational efficiency, and functional safety readiness.
FAQ
What is the maximum ADC sampling rate supported by the TMS320F28035PAGT?
The TMS320F28035PAGT supports a maximum ADC conversion rate of 4.6 million samples per second (MSPS), with 12-bit resolution and dual sample-and-hold capability. This enables simultaneous sampling of up to two analog channels within a single conversion window - critical for current/voltage vector acquisition in three-phase motor and inverter control. The ADC's ratio-metric VREFHI/VREFLO referencing ensures accuracy across supply variations.
Does the TMS320F28035PAGT include a hardware floating-point unit (FPU)?
No, the TMS320F28035PAGT does not include a hardware floating-point unit. Instead, it features a programmable Control Law Accelerator (CLA) - a 32-bit floating-point math coprocessor that executes control algorithms independently of the main C28x CPU. This architecture delivers floating-point performance for real-time loops without increasing CPU cycle overhead or compromising deterministic timing.
How many high-resolution PWM (HRPWM) channels does the TMS320F28035PAGT provide?
The TMS320F28035PAGT provides seven high-resolution PWM (HRPWM) channels, each capable of sub-150-ps resolution and dual-edge modulation. These channels are implemented within the ePWM peripheral and support frequency modulation - essential for controlling resonant topologies like LLC and phase-shifted full-bridge converters where precise timing of zero-voltage switching is required.
What is the purpose of the CLA in the TMS320F28035PAGT, and how does it interact with the main CPU?
The Control Law Accelerator (CLA) in the TMS320F28035PAGT is a parallel 32-bit floating-point processor that executes control code independently of the C28x CPU. It shares access to key peripherals (ePWM, ADC, CLA-accessible RAM) via dedicated buses and triggers execution via CPU interrupts or peripheral events. This offloading reduces main CPU latency for time-critical loops - enabling faster control bandwidth without sacrificing communication or supervisory task throughput.
Is the TMS320F28035PAGT pin-compatible with other devices in the F2803x family?
Yes, the TMS320F28035PAGT is pin-compatible with other 64-pin TQFP variants in the F2803x family, including TMS320F28030PAGT through TMS320F28034PAGT. All share identical pin assignments, electrical characteristics, and package dimensions. However, feature sets differ - for example, only the TMS320F28033PAGT and TMS320F28035PAGT include the CLA, and flash/SARAM sizes vary across the series.
TMS320F28035PAGT Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Texas Instruments
- Package/Case:
- 64-TQFP
- Series:
- C2000™ C28x Piccolo™
- Packaging:
- Tray
- Product Status:
- Active
- Programmable:
- Not Verified
- Core Processor:
- C28x
- Core Size:
- 32-Bit Single-Core
- Speed:
- 60MHz
- Connectivity:
- CANbus, I2C, LINbus, SCI, SPI, UART/USART
- Peripherals:
- Brown-out Detect/Reset, POR, PWM, WDT
- Number of I/O:
- 33
- Program Memory Size:
- 128KB (64K x 16)
- Program Memory Type:
- FLASH
- EEPROM Size:
- -
- RAM Size:
- 10K x 16
- Voltage - Supply (Vcc/Vdd):
- 1.71V ~ 1.995V
- Data Converters:
- A/D 14x12b
- Oscillator Type:
- Internal
- Operating Temperature:
- -40°C ~ 105°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
TMS320F28035PAGT FAQ
1.How can I place an order for TMS320F28035PAGT through Aetrix?
Please submit a Request for Quotation (RFQ) for TMS320F28035PAGT on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for TMS320F28035PAGT reliable?
The price and inventory of TMS320F28035PAGT are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for TMS320F28035PAGT is usually 5 days.
3.What payment methods are accepted for TMS320F28035PAGT?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for TMS320F28035PAGT transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for TMS320F28035PAGT?
TMS320F28035PAGT orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your TMS320F28035PAGT order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for TMS320F28035PAGT?
For technical support, including TMS320F28035PAGT datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your TMS320F28035PAGT requirements.
6.How does Aetrix verify that TMS320F28035PAGT is sourced from the original manufacturer or authorized distributors?
All TMS320F28035PAGT products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that TMS320F28035PAGT meets industry standards.
7.What is the process for return or replacement of TMS320F28035PAGT?
All TMS320F28035PAGT units undergo pre-shipment inspection (PSI). If there is an issue with TMS320F28035PAGT, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The TMS320F28035PAGT part is unused and in its original packaging.
Return procedure for TMS320F28035PAGT:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
TMS320F28035PAGT Tags
-
ATTINY4-TSHR
Microchip Technology
-
ATTINY10-TSHR
Microchip Technology
-
ATTINY10-TS8R
Microchip Technology
-
ATTINY202-SSNR
Microchip Technology
-
ATTINY202-SSFR
Microchip Technology
-
ATTINY402-SSNR
Microchip Technology
-
PIC16F15213T-I/MF
Microchip Technology
-
PIC16F15213-E/MF
Microchip Technology
-
PIC10F200T-I/OT
Microchip Technology
-
ATTINY412-SSNR
Microchip Technology
-
PIC10F202T-I/OT
Microchip Technology
-
ATTINY404-SSNR
Microchip Technology
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
