Texas Instruments TMS320F28035PNQ
- Part No.:
- TMS320F28035PNQ
- Manufacturer:
- Texas Instruments
- Category:
- Microcontrollers
- Package:
- 80-LQFP
- Datasheet:
-
TMS320F28035PNQ.pdf
- Description:
- IC MCU 32BIT 128KB FLASH 80LQFP
- Quantity:
- Payment:

- Shipping:

Inventory:250
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
TMS320F28035PNQ from Texas Instruments is a 60-MHz C28x-core real-time microcontroller with integrated Control Law Accelerator (CLA), 64KB flash, 10KB SARAM, 12-bit ADC (4.6 MSPS), 14 ePWM channels, and AEC Q100-qualified automotive-grade operation (–40°C to 125°C). It targets high-precision motor control in EV charging power modules and solar string inverters.
For engineers reviewing the TMS320F28035PNQ datasheet, TMS320F28035PNQ pinout, TMS320F28035PNQ application, or TMS320F28035PNQ equivalent, key selection considerations include CLA-accelerated closed-loop timing, HRPWM dual-edge modulation capability, on-chip comparator routing to PWM, 3.3V single-rail operation, and LQFP-80 package compatibility with industrial thermal and layout constraints.
Technical Context
The TMS320F28035PNQ implements a Harvard-architecture C28x CPU with atomic instructions and zero-wait-state memory access, enabling deterministic 16.67 ns cycle-time execution. Its CLA operates independently of the main CPU using 32-bit floating-point math, offloading time-critical control loops such as field-oriented control (FOC) commutation.
Peripheral integration includes ePWM modules with high-resolution extensions (HRPWM), eCAP/HRCAP for precise edge capture, eQEP for position feedback, and an ADC with dual sample-and-hold supporting synchronized multi-channel sampling. All analog inputs are referenced to VREFHI/VREFLO with fixed 0–3.3V full-scale range.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| CPU Core | TMS320C28x 32-bit, 60 MHz (16.67 ns cycle time), little-endian, Harvard architecture |
| Control Law Accelerator | 32-bit floating-point CLA executing code independently of CPU; present only on F28033/F28035 |
| Memory | 64KB flash (secure), 10KB SARAM (0-wait), 8KB boot ROM, 1KB OTP; CLA-accessible peripheral bus |
| ADC | 12-bit, 4.6 MSPS, 16-channel, dual sample-and-hold, 216.67 ns conversion time, 0–3.3V full-scale |
| ePWM Channels | 14 channels with HRPWM support enabling dual-edge modulation for frequency-modulated control |
| Package & Temp | LQFP-80 (12.0 mm × 12.0 mm), AEC Q100 qualified, –40°C to 125°C operating range |
| Interface Peripherals | 1× eCAN, 1× LIN, 2× SPI, 1× I2C, 1× SCI (UART), JTAG boundary scan (IEEE 1149.1) |
Pinout & Package
Package: Low-Profile Quad Flatpack (LQFP), 80-pin, body size 12.0 mm × 12.0 mm, RoHS-compliant, lead-free finish.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VDD, VDDIO, VDDA | Power supply rails | VDD = core (1.8 V), VDDIO = I/O (3.3 V), VDDA = analog (3.3 V); single 3.3 V supply enabled via internal regulator |
| VSS, VSSA, VREFLO | Ground and reference returns | VSSA/VREFLO tied together; provides low-noise analog ground and ADC reference low |
| X1, X2 | Clock oscillator terminals | Support external crystal/resonator; internal oscillators eliminate need for external clock source |
| GPIO0–GPIO44 | Configurable digital I/O | 45 total GPIOs; multiplexed with peripherals including EPWM, eCAP, eQEP, SPI, CAN, LIN, I2C, SCI |
| ADCINA0–ADCINA7, ADCINB0–ADCINB7 | Analog input channels | 16-channel ADC input; A/B groups support simultaneous sampling; VREFHI/VREFLO define ratio-metric reference |
| COMP1A–COMP3B | Comparator inputs/outputs | 3 analog comparators with internal 10-bit references; outputs directly route to ePWM trip zones for hardware protection |
Key Features
| Feature | Design Value |
|---|---|
| Programmable Control Law Accelerator (CLA) | Offloads real-time control loops (e.g., FOC, PFC) from CPU, enabling sub-microsecond loop closure without CPU interruption |
| High-Resolution PWM (HRPWM) | Enables dual-edge modulation with <150 ps resolution, critical for soft-switching topologies in DC/DC and inverter stages |
| Analog Comparator Integration | Comparator outputs feed directly into ePWM trip-zone logic, allowing hardware-level fault response in <100 ns |
| Code Security Module | 128-bit encryption key and lock mechanism prevents firmware reverse engineering and protects secure memory blocks |
| AEC Q100 Qualification | Qualified per AEC Q100 Grade 1 (–40°C to 125°C), supporting automotive on-board chargers and traction inverter gate drivers |
Applications
| EV On-Board Charger (OBC) | Solar String Inverter |
|---|---|
|
Use Scenario: Bidirectional AC/DC and DC/DC conversion in 3.3–22 kW OBC systems with active rectification and phase-shifted full-bridge control. IC Role / Device Role / Timing Role: Real-time controller managing interleaved PFC, isolation DC/DC, and battery-side LLC regulation with CLA-accelerated current/voltage loops. Use Value: HRPWM enables ZVS switching across wide load ranges; eCAN/LIN interfaces coordinate with vehicle BMS and charging station communication stack. |
Use Scenario: Single-phase or three-phase grid-tied string inverter with MPPT, reactive power control, and anti-islanding protection. IC Role / Device Role / Timing Role: Primary controller executing dual-loop current/voltage regulation, grid synchronization (PLL), and safety-critical fault handling. Use Value: 4.6 MSPS ADC supports fast sampling of grid voltage/current for harmonic analysis; eQEP interfaces with auxiliary encoder for tracking module orientation. |
| Industrial AC Drive Control | Energy Storage PCS |
|
Use Scenario: Sensorless or encoder-based vector control of induction or PMSM motors in HVAC compressors and conveyor drives. IC Role / Device Role / Timing Role: Executes field-oriented control with CLA-accelerated Park/Clarke transforms and space-vector modulation. Use Value: 14 ePWM channels drive 3-phase inverter + braking chopper + auxiliary converters; temperature sensor monitors heatsink thermal margin. |
Use Scenario: Bi-directional power conversion between battery stacks and medium-voltage DC bus in utility-scale energy storage systems. IC Role / Device Role / Timing Role: Manages DC/DC isolation stage and grid-synchronization inverter stage with independent CLA cores for each loop. Use Value: Dual sample-and-hold ADC captures synchronized voltage/current pairs for real/reactive power calculation; watchdog timer ensures fail-safe shutdown on communication loss. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar real-time motor control applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| TMS320F28035PAG | 64-pin TQFP package (10.0 mm × 10.0 mm); identical electrical specs, reduced GPIO count (33 vs. 45), no HRCAP modules | Suitable for space-constrained designs where fewer analog inputs and no high-resolution capture are required | Select when board area is critical and full 80-pin peripheral mapping is unnecessary |
| TMS320F28034PN | Same LQFP-80 package but with 32KB flash, 8KB SARAM, no CLA, and 12 ePWM channels; lacks HRPWM and HRCAP | Targeted at cost-sensitive industrial drives without hardware-accelerated control loops or ultra-fine PWM resolution | Choose for non-AEC-Q100 applications requiring basic FOC without CLA or HRPWM overhead |
Compared with TMS320F28035PNQ, the TMS320F28035PAG offers identical real-time performance in a smaller footprint but sacrifices GPIO flexibility and HRCAP functionality, while the TMS320F28034PN reduces cost and complexity by omitting CLA and HRPWM-making it suitable only for less demanding closed-loop timing requirements.
Availability
TMS320F28035PNQ is available at Aetrix Electronics and suitable for EV on-board chargers, solar string inverters, and industrial AC drive control requiring stable component supply, long-term automotive qualification, and production-ready firmware security.
Supply support for TMS320F28035PNQ includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Texas Instruments is a global semiconductor leader specializing in analog, embedded processing, and connectivity technologies with over 90 years of innovation in power management and real-time control.
The TMS320F28035PNQ belongs to TI's C2000™ real-time control MCU product line, designed specifically for high-precision, low-latency closed-loop systems in motor control, digital power, and renewable energy conversion.
FAQ
What is the maximum operating frequency and instruction cycle time of the TMS320F28035PNQ?
The TMS320F28035PNQ operates at a maximum CPU frequency of 60 MHz, delivering a 16.67 ns instruction cycle time. This timing is guaranteed across its full automotive temperature range (–40°C to 125°C) and supports deterministic real-time execution for control loops requiring sub-microsecond latency. The TMS320F28035PNQ achieves this with zero-wait-state access to on-chip SARAM and optimized Harvard bus architecture.
Does the TMS320F28035PNQ include a Control Law Accelerator (CLA), and what functions does it support?
Yes, the TMS320F28035PNQ includes a dedicated 32-bit floating-point Control Law Accelerator (CLA) that executes control algorithms independently of the main C28x CPU. It supports real-time tasks such as Park/Clarke transforms, PI regulators, space-vector modulation, and observer-based estimators-enabling parallel loop execution without CPU resource contention. The CLA is accessible only on the TMS320F28033 and TMS320F28035 variants within the F2803x family.
What ADC performance specifications apply to the TMS320F28035PNQ?
The TMS320F28035PNQ features a 12-bit analog-to-digital converter with 4.6 MSPS sampling rate, 216.67 ns conversion time, and dual sample-and-hold capability. It supports up to 16 input channels with fixed 0–3.3V full-scale range and ratio-metric referencing via VREFHI/VREFLO. This ADC is optimized for synchronized multi-channel acquisition in motor current sensing and grid voltage monitoring applications.
Is the TMS320F28035PNQ pin-compatible with other devices in the F2803x family?
No, the TMS320F28035PNQ is not universally pin-compatible across the F2803x family. While it shares the same 80-pin LQFP (PN) package footprint with TMS320F28030PN through TMS320F28034PN, peripheral pin mappings differ-for example, HRCAP modules and certain comparator outputs are only available on TMS320F28035PNQ and TMS320F28033PNQ. Board reuse requires verification of signal routing against the specific variant's pin diagram.
What automotive qualification does the TMS320F28035PNQ hold, and what does the 'Q' suffix indicate?
The 'Q' suffix in TMS320F28035PNQ denotes AEC Q100 qualification for automotive applications, specifically Grade 1 (–40°C to 125°C). This certification covers stress testing for reliability, failure mechanisms, and robustness under automotive environmental conditions-including thermal cycling, humidity bias, and ESD. The TMS320F28035PNQ is approved for use in safety-critical subsystems such as on-board chargers and traction inverter gate drivers.
TMS320F28035PNQ Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Texas Instruments
- Package/Case:
- 80-LQFP
- Series:
- C2000™ C28x Piccolo™
- Packaging:
- Tray
- Product Status:
- Active
- Programmable:
- Not Verified
- Core Processor:
- C28x
- Core Size:
- 32-Bit Single-Core
- Speed:
- 60MHz
- Connectivity:
- CANbus, I2C, LINbus, SCI, SPI, UART/USART
- Peripherals:
- Brown-out Detect/Reset, POR, PWM, WDT
- Number of I/O:
- 45
- Program Memory Size:
- 128KB (64K x 16)
- Program Memory Type:
- FLASH
- EEPROM Size:
- -
- RAM Size:
- 10K x 16
- Voltage - Supply (Vcc/Vdd):
- 1.71V ~ 1.995V
- Data Converters:
- A/D 16x12b
- Oscillator Type:
- Internal
- Operating Temperature:
- -40°C ~ 125°C (TA)
- Grade:
- Automotive
- Qualification:
- AEC-Q100
- Mounting Type:
- Surface Mount
- Supplier Device Package:
TMS320F28035PNQ FAQ
1.How can I place an order for TMS320F28035PNQ through Aetrix?
Please submit a Request for Quotation (RFQ) for TMS320F28035PNQ on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for TMS320F28035PNQ reliable?
The price and inventory of TMS320F28035PNQ are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for TMS320F28035PNQ is usually 5 days.
3.What payment methods are accepted for TMS320F28035PNQ?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for TMS320F28035PNQ transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for TMS320F28035PNQ?
TMS320F28035PNQ orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your TMS320F28035PNQ order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for TMS320F28035PNQ?
For technical support, including TMS320F28035PNQ datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your TMS320F28035PNQ requirements.
6.How does Aetrix verify that TMS320F28035PNQ is sourced from the original manufacturer or authorized distributors?
All TMS320F28035PNQ products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that TMS320F28035PNQ meets industry standards.
7.What is the process for return or replacement of TMS320F28035PNQ?
All TMS320F28035PNQ units undergo pre-shipment inspection (PSI). If there is an issue with TMS320F28035PNQ, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The TMS320F28035PNQ part is unused and in its original packaging.
Return procedure for TMS320F28035PNQ:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
TMS320F28035PNQ Tags

-
ATTINY4-TSHR
Microchip Technology

-
ATTINY10-TSHR
Microchip Technology

-
ATTINY10-TS8R
Microchip Technology

-
ATTINY202-SSNR
Microchip Technology

-
ATTINY202-SSFR
Microchip Technology

-
ATTINY402-SSNR
Microchip Technology

-
PIC16F15213T-I/MF
Microchip Technology

-
PIC16F15213-E/MF
Microchip Technology

-
PIC10F200T-I/OT
Microchip Technology

-
ATTINY412-SSNR
Microchip Technology

-
PIC10F202T-I/OT
Microchip Technology

-
ATTINY404-SSNR
Microchip Technology
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

