My Inquiry
My Account
Texas Instruments TMS320F28035PNTR
- Part No.:
- TMS320F28035PNTR
- Manufacturer:
- Texas Instruments
- Category:
- Microcontrollers
- Package:
- 80-LQFP
- Datasheet:
-
TMS320F28035PNTR.pdf
- Description:
- IC MCU 32BIT 128KB FLASH 80LQFP
- Quantity:
- Payment:
- Shipping:
Inventory:4,515
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
TMS320F28035PNTR from Texas Instruments is a 60-MHz C28x-core real-time microcontroller with integrated Control Law Accelerator (CLA), 64KB flash, 10KB SARAM, 12-bit ADC (4.6 MSPS), 14 ePWM channels, and HRPWM capability - deployed in solar inverters, EV charging power modules, and industrial motor drives.
For engineers reviewing the TMS320F28035PNTR datasheet, TMS320F28035PNTR pinout, TMS320F28035PNTR application, or TMS320F28035PNTR equivalent, key selection criteria include CLA offload support, 80-pin LQFP package compatibility, -40°C to 105°C temperature range, eCAN/I²C/SPI/SCI peripheral integration, and code-security module with 128-bit key lock.
Technical Context
The TMS320F28035PNTR implements a Harvard-architecture 32-bit C28x CPU with atomic operations and fast interrupt response, paired with a dedicated 32-bit floating-point CLA that executes control loops independently of the main CPU. Its memory subsystem includes 64KB on-chip flash (secure), 10KB SARAM (CLA-accessible), 8KB boot ROM, and 1KB OTP.
Peripheral architecture features three 32-bit CPU timers, 14 ePWM channels with high-resolution extension (HRPWM), dual-sample-and-hold 12-bit ADC (16-channel, 4.6 MSPS), three analog comparators with integrated DACs, eCAN, LIN, I²C, two SPI, and one SCI - all routed through a programmable GPIO mux supporting up to 45 pins with input filtering.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| CPU Core | TMS320C28x 32-bit fixed-point core, 60 MHz (16.67 ns cycle time), little-endian, Harvard bus |
| Control Accelerator | Programmable Control Law Accelerator (CLA): 32-bit floating-point, independent execution from CPU |
| Memory | 64KB flash (secure), 10KB SARAM (0-wait, CLA-accessible), 8KB boot ROM, 1KB OTP |
| ADC | 12-bit, 4.6 MSPS sampling rate, 16 input channels, dual sample-and-hold, ratio-metric VREFHI/VREFLO |
| ePWM & HRPWM | 14 enhanced PWM channels; 7 support high-resolution mode (dual-edge frequency modulation) |
| Package & Temp | 80-pin LQFP (PN), 12.0 mm × 12.0 mm body, rated for –40°C to 105°C (T-grade) |
| Security | Code-security module with 128-bit key lock, protects flash/SARAM/OTP blocks against reverse engineering |
Pinout & Package
80-pin Low-Profile Quad Flatpack (LQFP), PN package, 12.0 mm × 12.0 mm body size, 0.5 mm pitch, exposed thermal pad (non-electrical). Pin functions include multiplexed GPIO, JTAG debug (TCK/TMS/TDI/TDO/TRST), analog inputs (ADCINA0–ADCINA7, ADCINB0–ADCINB7), PWM outputs (EPWM1A–EPWM7B), communication interfaces (SCITXDA/SCIRXDA, SPISIMOA/SPISOMIA/SPISTEA, SDAA/SCLA, CANTXA/CANRXA), and system signals (X1/X2, XRS, VDD/VSS/VDDA/VSSA/VDDIO/VSSIO).
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1–4, 77–80 | VSS / Ground | Power return paths for digital (VSS), analog (VSSA), and I/O (VSSIO) domains; decoupling critical |
| 5–6, 11–12, 19–20, 25–26, 31–32, 37–38, 43–44, 49–50, 55–56, 61–62, 67–68, 73–74 | VDD / Power | Digital core supply (VDD), analog reference (VDDA), and I/O bank supply (VDDIO); each requires local 0.1 µF + 10 µF decoupling |
| 13 | ADCINA0 / VREFHI | Shared pin: either ADC channel 0 input or high-side voltage reference; mutually exclusive use per hardware configuration |
| 17 | VREFLO / VSSA | Fixed connection: low-side reference tied internally to analog ground; no external routing required |
| 39, 41, 42, 43 | EPWM7A / EPWM7B / COMP1OUT / COMP2OUT | Dedicated high-resolution PWM outputs and comparator outputs; support direct PWM override via analog comparators |
| 63–66 | CANTXA / CANRXA / SCITXDA / SCIRXDA | Primary CAN transceiver and UART interface pins; require external termination (120 Ω for CAN, pull-ups for UART) |
Key Features
| Feature | Design Value |
|---|---|
| Control Law Accelerator (CLA) | Offloads time-critical control loops (e.g., PMSM FOC, DC-DC regulation) from main CPU, enabling deterministic sub-microsecond response |
| High-Resolution PWM (HRPWM) | 7 channels support 150-ps resolution for precise dead-time control and soft-switching in SiC/GaN power stages |
| Analog Comparator Integration | Three comparators with internal 10-bit DAC references; outputs directly route to PWM trip zones for hardware-based fault protection |
| Single 3.3V Supply Operation | Integrated voltage regulator eliminates need for external 1.8V rail; reduces BOM count and simplifies power sequencing |
| Code Security Module | 128-bit encrypted key lock prevents unauthorized read-out of flash/SARAM/OTP; essential for firmware IP protection in production systems |
Applications
| Solar Power Optimizer | EV DC Charging Power Module |
|---|---|
|
Use Scenario: Per-panel MPPT control in residential PV arrays with rapid partial-shading adaptation. IC Role / Device Role / Timing Role: Real-time controller executing dual-loop MPPT + DC-DC regulation; CLA handles inner current loop at 20 kHz while CPU manages outer voltage loop and communications. Use Value: 4.6 MSPS ADC enables accurate current sensing at switching frequencies up to 200 kHz; HRPWM ensures <100-ns dead-time precision for SiC MOSFET gate drive. |
Use Scenario: Primary power stage control in 11–22 kW liquid-cooled EV DC fast chargers. IC Role / Device Role / Timing Role: Central controller managing interleaved LLC + phase-shifted full-bridge topologies; eCAN handles BMS handshake, SCI communicates with master controller. Use Value: 14 ePWM channels support multi-phase operation; on-chip temperature sensor and analog comparators enable real-time thermal derating and overcurrent shutdown without external ICs. |
| Industrial AC Drive Control Module | Energy Storage PCS (Bidirectional Inverter) |
|
Use Scenario: Sensorless field-oriented control (FOC) of 3–15 kW induction and PMSM motors in HVAC and pump systems. IC Role / Device Role / Timing Role: Executes InstaSPIN-FOC™ or custom FOC algorithm; eQEP interfaces to incremental encoder; HRCAP captures rotor position with sub-degree resolution. Use Value: Dual-sample-and-hold ADC allows simultaneous current sampling across multiple phases; CLA accelerates Clarke/Park transforms for <1-µs loop latency. |
Use Scenario: Grid-forming and grid-following operation in 50–500 kW battery energy storage systems with IEEE 1547 compliance. IC Role / Device Role / Timing Role: Manages dual-conversion path (AC/DC + DC/AC); eCAN handles battery stack communication; LIN supports auxiliary monitoring sensors. Use Value: 64KB secure flash stores certified grid-support firmware; watchdog timer and missing-clock detection ensure fail-safe shutdown during sync loss or PLL failure. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar real-time control applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| TMS320F28034PNTR | Same 80-pin LQFP package, 60 MHz C28x core, but 32KB flash, 8KB SARAM, no CLA accelerator | Lacks CLA offload capability; suitable for simpler single-loop control where CPU headroom suffices | Select when cost sensitivity outweighs need for deterministic sub-microsecond control loop execution |
| TMS320F28035PAGT | Same core, memory, and peripherals, but in 64-pin TQFP (10 mm × 10 mm) package with reduced GPIO count (33 shared pins) | Smaller footprint and lower pin count limit peripheral expansion; lacks 2 ePWM channels and 3 ADC inputs vs. PNTR | Select when board space is constrained and full 80-pin I/O bandwidth is not required |
Compared with TMS320F28034PNTR and TMS320F28035PAGT, the TMS320F28035PNTR delivers highest on-chip compute density (CLA + 64KB flash + 14 ePWM) in the largest LQFP package - optimal for complex, multi-axis, or safety-enhanced power conversion designs requiring maximum peripheral flexibility and deterministic real-time performance.
Availability
TMS320F28035PNTR is available at Aetrix Electronics and suitable for solar power optimizers, EV DC charging power modules, and industrial AC drive control modules requiring stable component supply, long-term lifecycle assurance, and TI-authorized traceability.
Supply support for TMS320F28035PNTR includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Texas Instruments is a global semiconductor leader delivering analog, embedded processing, and connectivity solutions for industrial, automotive, and power electronics markets.
The TMS320F28035PNTR belongs to TI's C2000™ real-time control MCU family - engineered specifically for closed-loop digital power, motor control, and energy conversion systems demanding deterministic timing, analog integration, and computational offload.
FAQ
What is the maximum operating frequency and instruction cycle time of the TMS320F28035PNTR?
The TMS320F28035PNTR operates at a maximum CPU frequency of 60 MHz, delivering a 16.67 ns instruction cycle time. This timing is guaranteed across the full industrial temperature range (–40°C to 105°C) and supports deterministic real-time execution for high-speed power conversion control loops.
Does the TMS320F28035PNTR include a hardware security module, and what does it protect?
Yes, the TMS320F28035PNTR integrates a code-security module with a 128-bit encryption key and lock mechanism. It protects on-chip flash, SARAM, and OTP memory blocks from unauthorized read access, preventing firmware reverse engineering and ensuring intellectual property integrity in production deployments.
How many ePWM channels does the TMS320F28035PNTR support, and which ones offer high-resolution capability?
The TMS320F28035PNTR supports 14 enhanced PWM (ePWM) channels. Of these, 7 channels (EPWM1–EPWM7) include high-resolution extension (HRPWM), enabling 150-ps resolution for precise dead-time control and frequency modulation in advanced power topologies.
What analog-to-digital converter specifications does the TMS320F28035PNTR provide?
The TMS320F28035PNTR integrates a 12-bit ADC with 4.6 MSPS maximum sampling rate, 16 input channels, dual sample-and-hold capability, and ratio-metric reference support (VREFHI/VREFLO). Conversion time is 216.67 ns, and it includes dedicated analog input pins (ADCINA0–ADCINA7, ADCINB0–ADCINB7) with internal filtering.
Is the TMS320F28035PNTR pin-compatible with other devices in the F2803x family, and what package options exist?
The TMS320F28035PNTR uses an 80-pin LQFP (PN) package and is pin-compatible with other F2803x variants in the same PN footprint (e.g., TMS320F28034PNTR, TMS320F28033PNTR). Alternate packages include 64-pin TQFP (PAG) and 56-pin VQFN (RSH), but pin mapping differs across packages and requires PCB redesign.
TMS320F28035PNTR Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Texas Instruments
- Package/Case:
- 80-LQFP
- Series:
- C2000™ C28x Piccolo™
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Programmable:
- Not Verified
- Core Processor:
- C28x
- Core Size:
- 32-Bit Single-Core
- Speed:
- 60MHz
- Connectivity:
- CANbus, I2C, LINbus, SCI, SPI, UART/USART
- Peripherals:
- Brown-out Detect/Reset, POR, PWM, WDT
- Number of I/O:
- 45
- Program Memory Size:
- 128KB (64K x 16)
- Program Memory Type:
- FLASH
- EEPROM Size:
- -
- RAM Size:
- 10K x 16
- Voltage - Supply (Vcc/Vdd):
- 1.71V ~ 1.995V
- Data Converters:
- A/D 16x12b
- Oscillator Type:
- Internal
- Operating Temperature:
- -40°C ~ 105°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
TMS320F28035PNTR FAQ
1.How can I place an order for TMS320F28035PNTR through Aetrix?
Please submit a Request for Quotation (RFQ) for TMS320F28035PNTR on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for TMS320F28035PNTR reliable?
The price and inventory of TMS320F28035PNTR are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for TMS320F28035PNTR is usually 5 days.
3.What payment methods are accepted for TMS320F28035PNTR?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for TMS320F28035PNTR transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for TMS320F28035PNTR?
TMS320F28035PNTR orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your TMS320F28035PNTR order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for TMS320F28035PNTR?
For technical support, including TMS320F28035PNTR datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your TMS320F28035PNTR requirements.
6.How does Aetrix verify that TMS320F28035PNTR is sourced from the original manufacturer or authorized distributors?
All TMS320F28035PNTR products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that TMS320F28035PNTR meets industry standards.
7.What is the process for return or replacement of TMS320F28035PNTR?
All TMS320F28035PNTR units undergo pre-shipment inspection (PSI). If there is an issue with TMS320F28035PNTR, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The TMS320F28035PNTR part is unused and in its original packaging.
Return procedure for TMS320F28035PNTR:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
TMS320F28035PNTR Tags
-
ATTINY4-TSHR
Microchip Technology
-
ATTINY10-TSHR
Microchip Technology
-
ATTINY10-TS8R
Microchip Technology
-
ATTINY202-SSNR
Microchip Technology
-
ATTINY202-SSFR
Microchip Technology
-
ATTINY402-SSNR
Microchip Technology
-
PIC16F15213T-I/MF
Microchip Technology
-
PIC16F15213-E/MF
Microchip Technology
-
PIC10F200T-I/OT
Microchip Technology
-
ATTINY412-SSNR
Microchip Technology
-
PIC10F202T-I/OT
Microchip Technology
-
ATTINY404-SSNR
Microchip Technology
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
