Texas Instruments TMS320F28044PZA
- Part No.:
- TMS320F28044PZA
- Manufacturer:
- Texas Instruments
- Category:
- Microcontrollers
- Package:
- 100-LQFP
- Datasheet:
-
TMS320F28044PZA.pdf
- Description:
- IC MCU 32BIT 128KB FLASH 100LQFP
- Quantity:
- Payment:

- Shipping:

Inventory:3,922
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
TMS320F28044PZA from Texas Instruments is a 100-MHz C28x digital signal processor with 64K × 16 flash, 10K × 16 SARAM, 12-bit 12.5-MSPS ADC (16 channels), 16 high-resolution PWM outputs (150-ps resolution), and integrated SPI/SCI/I²C peripherals. It serves as the real-time control core in industrial power conversion systems requiring deterministic timing and analog feedback.
For engineers reviewing the TMS320F28044PZA datasheet, TMS320F28044PZA pinout, TMS320F28044PZA application, or TMS320F28044PZA equivalent, key selection criteria include its 100-pin LQFP package, 1.8-V core / 3.3-V I/O supply architecture, on-chip code security module, and support for three external interrupts with PIE expansion-critical for motor drive and UPS firmware development.
Technical Context
The TMS320F28044PZA implements the TMS320C28x 32-bit CPU with single-cycle 32 × 32 MAC and dual 16 × 16 MAC capability, enabling fast control loop execution. Its memory subsystem includes 64K × 16 flash with code-security protection, 10K × 16 SARAM (L0/L1/M0/M1), 4K × 16 boot ROM, and 1K × 16 OTP.
Peripherals are tightly coupled to the CPU via a unified bus: the 12-bit ADC supports simultaneous sampling across two groups (A/B) with internal/external reference options; ePWM modules deliver 16 outputs with configurable trip zones and 150-ps resolution; and communication interfaces include SPI-A, SCI-A, and I²C-A-all operating at 3.3-V logic levels with TTL-compatible inputs.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| CPU Core | TMS320C28x 32-bit, 100 MHz (10-ns cycle time), little-endian |
| Flash Memory | 64K × 16 words, secured by Code Security Module against unauthorized access |
| RAM | 10K × 16 SARAM (split into L0/L1/M0/M1 blocks), plus 4K × 16 Boot ROM |
| ADC | 12-bit, 12.5 MSPS, 16-channel (8 per group), 80-ns conversion time, dual sample-and-hold |
| ePWM Outputs | 16 channels, 150-ps resolution, 14.8-bit effective resolution at 200 kHz switching |
| Communication | SPI-A, SCI-A, I²C-A-all 3.3-V tolerant, TTL-compatible inputs, no 5-V support |
| Package | 100-pin LQFP (PZ), 14.0 mm × 14.0 mm body, RoHS-compliant green packaging |
| Operating Temp | –40°C to +85°C (Industrial grade) |
Pinout & Package
Package: 100-pin Low-Profile Quad Flatpack (LQFP), 14.0 mm × 14.0 mm body, 0.5-mm pitch, exposed pad not specified.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VDD (1.8 V) | CPU Core Power | Supplies 1.8-V digital core; requires local decoupling near pins 10, 12, 42, 59, 68, 85, 93 |
| VDDIO (3.3 V) | I/O Interface Power | Supplies 3.3-V GPIO/peripheral I/O; decoupling required at pins 3, 46, 65, 82 |
| XCLKIN / X1 / X2 | System Clock Source | Supports crystal (X1/X2), external 1.8-V oscillator (X1), or external 3.3-V oscillator (XCLKIN); XCLKIN must be grounded if using crystal |
| ADCINA0–7 / ADCINB0–7 | Analog Input Channels | Two independent 8-channel ADC groups; each channel accepts 0–3.3 V differential input referenced to ADCLO |
| GPIO0–35 (shared) | Configurable I/O | 35 pins with programmable pullups (disabled at reset for GPIO0–15); default functions include EPWM1A–16A, SPI/SCI/I²C signals |
| TCK/TMS/TDI/TDO/EMU0/EMU1/TRST | JTAG Debug Interface | IEEE 1149.1-compliant boundary scan; TRST has internal pulldown, EMU0/EMU1 require external pullups (2.2–4.7 kΩ) |
Key Features
| Feature | Design Value |
|---|---|
| High-Resolution PWM | 16 outputs with 150-ps timing resolution and configurable trip zones-enables precise gate drive timing for SiC/GaN inverters |
| Code Security Module | Hardware-enforced protection of flash/SARAM/OTP memory blocks prevents reverse engineering and IP theft in production firmware |
| Peripheral Interrupt Expansion (PIE) | 96-interrupt vector table supporting all on-chip peripherals-including ADC SOC triggers and ePWM events-with low-latency dispatch |
| Low-Power Modes | IDLE, STANDBY, and HALT modes reduce active current consumption while preserving register and RAM state for rapid wake-up |
| Real-Time JTAG Emulation | On-chip debug support enables live variable watch, breakpoint insertion, and flash programming without halting real-time control loops |
Applications
| String Inverter Control | Industrial AC-DC Converter |
|---|---|
Use Scenario: MPPT tracking and grid-synchronized DC–AC inversion in photovoltaic string inverters up to 10 kW. IC Role / Device Role / Timing Role: Real-time control unit executing dual-loop (voltage/current) PI regulators, SVM modulation, and anti-islanding detection at ≤100 kHz update rate. Use Value: 12.5-MSPS ADC captures fast voltage transients; 150-ps PWM resolution ensures accurate dead-time insertion for 65-kHz SiC half-bridges. | Use Scenario: High-efficiency, digitally controlled AC–DC front-end with PFC and isolated LLC stages in factory automation PSUs. IC Role / Device Role / Timing Role: Central controller managing interleaved boost PFC, synchronous rectification, and digital voltage regulation via closed-loop feedback. Use Value: Dual 8-channel ADC groups enable simultaneous sampling of input line, output rail, and thermal sensors; 16 ePWM outputs drive multiple gate drivers with synchronized phase-shifted timing. |
| Three-Phase UPS System | Digital Motor Drive Controller |
Use Scenario: Online double-conversion UPS delivering clean 230 VAC output with <5 ms switchover during mains failure. IC Role / Device Role / Timing Role: Master controller coordinating battery charging, inverter modulation, bypass relay control, and communication with HMI via SCI/I²C. Use Value: Three 32-bit CPU timers provide independent timebases for battery management, inverter PWM, and watchdog supervision; code security protects firmware integrity in field-deployed units. | Use Scenario: Field-oriented control (FOC) of permanent magnet synchronous motors in HVAC compressors and industrial pumps. IC Role / Device Role / Timing Role: Execution engine for Clarke/Park transforms, space-vector modulation, and current loop compensation at 20 kHz switching frequency. Use Value: Single-cycle 32 × 32 MAC and IQ Math Library accelerate FOC math; GPIO filtering suppresses EMI-induced noise on encoder and current sense inputs. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar digital signal processor applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| TMS320F28034PNT | Lower clock speed (60 MHz), 32K × 16 flash, 6K × 16 SARAM, 12-bit 4 MSPS ADC (16 ch), 14 ePWM outputs | Targeted at cost-sensitive, lower-bandwidth motor control-not suitable for >50-kHz switching or multi-channel high-speed ADC acquisition | Select when BOM cost reduction outweighs need for 100-MHz deterministic response and 12.5-MSPS sampling. |
| TMS320F28069MPZT | 100 MHz CPU, 256K × 16 flash, 50K × 16 RAM, floating-point unit (FPU), 16-bit 3.5-MSPS ADC (16 ch), 16 ePWM | Includes FPU and larger memory for complex algorithms (e.g., predictive control, sensor fusion)-requires different toolchain configuration | Choose for next-generation designs needing IEEE-754 floating-point math and extended memory without migrating to dual-core architecture. |
Compared with TMS320F28034PNT, the TMS320F28044PZA delivers 67% higher CPU throughput and 3× faster ADC sampling-critical for high-frequency SiC-based power stages. Versus TMS320F28069MPZT, it trades FPU and memory headroom for proven stability, smaller footprint, and lower power in established industrial control firmware stacks.
Availability
TMS320F28044PZA is available at Aetrix Electronics and suitable for string inverter control, industrial AC-DC converter design, and three-phase UPS systems requiring stable component supply across long production lifecycles.
Supply support for TMS320F28044PZA includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Texas Instruments is a global semiconductor leader specializing in analog, embedded processing, and connectivity technologies, with over 50 years of innovation in industrial and automotive electronics.
The TMS320F28044PZA belongs to TI's C2000™ real-time microcontroller family, engineered specifically for digital power control, motor drive, and renewable energy applications demanding sub-microsecond timing precision and integrated analog signal chain.
FAQ
What is the maximum ADC sampling rate supported by the TMS320F28044PZA?
The TMS320F28044PZA supports a maximum ADC conversion rate of 12.5 million samples per second (MSPS), achieved with an 80-ns conversion time per sample. This performance applies to both Group A and Group B 12-bit ADC channels, and the device allows simultaneous sampling across both groups using ADCSOC triggers. The TMS320F28044PZA achieves this rate under recommended operating conditions with internal reference enabled and proper analog power sequencing.
Does the TMS320F28044PZA support floating-point arithmetic natively?
No, the TMS320F28044PZA does not include a hardware floating-point unit (FPU). It implements the fixed-point TMS320C28x CPU core and relies on TI's C28x IQ Math Library for efficient Q-format arithmetic. Developers use this library to perform motor control and power conversion calculations with predictable timing-critical for hard real-time loops. The TMS320F28044PZA is optimized for deterministic fixed-point execution rather than IEEE-754 floating-point operations.
What are the power supply requirements for the TMS320F28044PZA?
The TMS320F28044PZA requires two independent supply domains: a 1.8-V core supply (VDD) for the CPU and digital logic, and a 3.3-V I/O supply (VDDIO) for GPIO, peripherals, and ADC reference circuitry. Additionally, separate 1.8-V (VDD1A18/VDD2A18) and 3.3-V (VDDA2/VDDAIO) analog supplies are mandatory for the ADC subsystem to ensure specified SNR and linearity. All supplies must be properly decoupled per TI's layout guidelines in the SPRS357D datasheet.
Can the TMS320F28044PZA be used as a drop-in replacement for the TMS320F28034PNT?
No, the TMS320F28044PZA is not a drop-in replacement for the TMS320F28034PNT. Although both are 100-pin LQFP devices, their pinouts differ significantly-especially for ADC inputs, ePWM outputs, and peripheral signal mappings. For example, ADCINA0–7 occupy pins 16–23 on the TMS320F28044PZA but map to different locations on the F28034. PCB redesign and firmware adaptation are required to migrate from F28034 to TMS320F28044PZA.
How is code security implemented on the TMS320F28044PZA?
Code security on the TMS320F28044PZA is enforced by a dedicated hardware module that locks access to flash, SARAM, and OTP memory regions. Once enabled via the security password registers, unauthorized read/write/erase attempts to protected memory return dummy data or trigger reset. The TMS320F28044PZA supports full-memory or sector-level protection, and security status persists through power cycles. TI recommends using the Code Security Module to prevent firmware cloning in deployed industrial equipment.
TMS320F28044PZA Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Texas Instruments
- Package/Case:
- 100-LQFP
- Series:
- C2000™ C28x Piccolo™
- Packaging:
- Bulk
- Product Status:
- Active
- Programmable:
- Not Verified
- Core Processor:
- C28x
- Core Size:
- 32-Bit Single-Core
- Speed:
- 100MHz
- Connectivity:
- I2C, SCI, SPI, UART/USART
- Peripherals:
- POR, PWM, WDT
- Number of I/O:
- 35
- Program Memory Size:
- 128KB (64K x 16)
- Program Memory Type:
- FLASH
- EEPROM Size:
- -
- RAM Size:
- 10K x 16
- Voltage - Supply (Vcc/Vdd):
- 1.71V ~ 1.89V
- Data Converters:
- A/D 16x12b
- Oscillator Type:
- Internal
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- Automotive
- Qualification:
- AEC-Q100
- Mounting Type:
- Surface Mount
- Supplier Device Package:
TMS320F28044PZA FAQ
1.How can I place an order for TMS320F28044PZA through Aetrix?
Please submit a Request for Quotation (RFQ) for TMS320F28044PZA on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for TMS320F28044PZA reliable?
The price and inventory of TMS320F28044PZA are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for TMS320F28044PZA is usually 5 days.
3.What payment methods are accepted for TMS320F28044PZA?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for TMS320F28044PZA transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for TMS320F28044PZA?
TMS320F28044PZA orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your TMS320F28044PZA order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for TMS320F28044PZA?
For technical support, including TMS320F28044PZA datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your TMS320F28044PZA requirements.
6.How does Aetrix verify that TMS320F28044PZA is sourced from the original manufacturer or authorized distributors?
All TMS320F28044PZA products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that TMS320F28044PZA meets industry standards.
7.What is the process for return or replacement of TMS320F28044PZA?
All TMS320F28044PZA units undergo pre-shipment inspection (PSI). If there is an issue with TMS320F28044PZA, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The TMS320F28044PZA part is unused and in its original packaging.
Return procedure for TMS320F28044PZA:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
TMS320F28044PZA Tags

-
ATTINY4-TSHR
Microchip Technology

-
ATTINY10-TSHR
Microchip Technology

-
ATTINY10-TS8R
Microchip Technology

-
ATTINY202-SSNR
Microchip Technology

-
ATTINY202-SSFR
Microchip Technology

-
ATTINY402-SSNR
Microchip Technology

-
PIC16F15213T-I/MF
Microchip Technology

-
PIC16F15213-E/MF
Microchip Technology

-
PIC10F200T-I/OT
Microchip Technology

-
ATTINY412-SSNR
Microchip Technology

-
PIC10F202T-I/OT
Microchip Technology

-
ATTINY404-SSNR
Microchip Technology
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

