Texas Instruments TMS320F28075PZPT
- Part No.:
- TMS320F28075PZPT
- Manufacturer:
- Texas Instruments
- Category:
- Microcontrollers
- Package:
- 100-TQFP Exposed Pad
- Datasheet:
-
TMS320F28075PZPT.pdf
- Description:
- IC MCU 32BIT 512KB FLSH 100HTQFP
- Quantity:
- Payment:

- Shipping:

Inventory:1,302
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
TMS320F28075PZPT from Texas Instruments is a 120MHz C28x 32-bit floating-point real-time microcontroller with IEEE 754 FPU, Trigonometric Math Unit (TMU), and independent 120MHz Control Law Accelerator (CLA). It integrates 512KB ECC-protected flash, 100KB RAM (ECC/parity), three 12-bit ADCs (3.1MSPS each), 24 ePWM channels (16 HRPWM), dual CAN, USB 2.0, and CLB for industrial motor control and solar inverter applications.
For engineers reviewing the TMS320F28075PZPT datasheet, TMS320F28075PZPT pinout, TMS320F28075PZPT application, or TMS320F28075PZPT equivalent, key selection criteria include its 100-pin HTQFP package, -40°C to 105°C temperature grade, dual-zone security, functional safety compliance (ISO 26262 ASIL B, IEC 61508 SIL 2), and hardware-integrated ADC post-processing with windowed comparators and DAC references.
Technical Context
The TMS320F28075PZPT implements a dual-core real-time architecture: the main C28x CPU executes deterministic control loops while the CLA coprocessor handles time-critical tasks like PWM update, ADC result filtering, and fault response-enabling concurrent execution without CPU intervention. Its analog subsystem features three independent 12-bit ADCs with per-channel S/H, hardware-accelerated post-processing (offset calibration, setpoint error, zero-crossing detection), and eight windowed comparators with integrated 12-bit DAC references for sub-microsecond overcurrent trip.
System-level timing is managed by dual zero-pin 10MHz oscillators, on-chip crystal oscillator, and PLL-based clock generation supporting multiple low-power modes with external wakeup. The device uses a dedicated analog power domain (VDDA/VSSA) with separate reference pins (VREFHIA/VREFLOA, VREFHIB/VREFLOB) and supports 3.3V I/O with internal 1.2V core regulation.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| CPU Core | C28x 32-bit with IEEE 754 single-precision FPU and TMU for fast sine/cosine/arctan in torque/position loops |
| CLA Coprocessor | Independent 120MHz 32-bit floating-point unit executing peripheral-triggered code concurrently with main CPU |
| Flash / RAM | 512KB (256KW) ECC-protected flash; 100KB (50KW) RAM with ECC or parity protection for safety-critical data storage |
| ADC System | Three 12-bit ADCs at 3.1MSPS each (9.3MSPS total); 17 external input channels; hardware post-processing including saturation, error-from-setpoint, and windowed compare |
| PWM & Control | 24 ePWM channels (16 with high-resolution A/B edges); dead-band support on all; six eCAP and three eQEP modules for encoder feedback |
| Package & Temp | 100-pin PowerPAD™ HTQFP (PZP); thermal pad requires PCB ground connection; rated for –40°C to 105°C junction temperature |
| Safety Certification | ISO 26262 ASIL B and IEC 61508 SIL 2 certified by TÜV SÜD; hardware integrity up to ASIL B/SIL 2 |
Pinout & Package
100-pin PowerPAD™ Thermally Enhanced Thin Quad Flatpack (HTQFP), 16mm × 16mm body size. Exposed thermal pad must be soldered to PCB ground plane with thermal vias for effective heat dissipation and digital ground return path.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VDDIO (Pins 1–4, 7–10, 13–16, 19–22, 25–28, 31–34, 37–40, 43–46, 49–52, 55–58, 61–64, 67–70, 73–76, 79–82, 85–88, 91–94, 97–100) | I/O power supply | 3.3V supply for all GPIO and peripheral I/O banks; decoupling required per TI layout guidelines |
| VDDA / VSSA (Pins 17, 35, 53, 71, 89) | Analog power/ground | Dedicated analog domain; VDDA powers ADC/DAC/Comparator circuits; VSSA provides analog reference ground |
| VREFHIA / VREFLOA (Pins 19, 17) | ADC-A reference inputs | High- and low-reference voltage inputs for ADC-A; require ≥1µF bypass capacitor between them; not externally loaded |
| ADCINA0–ADCINA5 (Pins 25–20) | ADC-A analog inputs | 6 dedicated single-ended inputs for ADC-A; internal 50kΩ pulldown enabled in both ADC and DAC modes |
| ADCINB0–ADCINB5 (Pins 28–33) | ADC-B analog inputs | 6 dedicated single-ended inputs for ADC-B; ADCINB0 has 100pF capacitor to VSSA; used for DAC reference if VDAC enabled |
| DACOUTA–DACOUTC (Pins 11, 12, 13) | DAC outputs | Three buffered 12-bit DAC outputs; used as comparator reference voltages or analog control signals |
| EPWM1A / EPWM1B (Pins 14, 15) | HRPWM outputs | High-resolution PWM A/B outputs from module 1; support sub-nanosecond resolution via HRPWM logic |
| CANRXA / CANTXA (Pins 65, 66) | CAN-A transceiver interface | ISO 11898-1/CAN 2.0B-compliant differential bus interface; requires external transceiver and termination |
| USBDM / USBDP (Pins 77, 78) | USB 2.0 physical layer | Integrated full-speed USB PHY; supports device mode only; requires external 1.5kΩ pull-up on USBDP for enumeration |
Key Features
| Feature | Design Value |
|---|---|
| Trigonometric Math Unit (TMU) | Hardware acceleration of sine, cosine, arctangent, and magnitude functions reduces CPU load in field-oriented control (FOC) algorithms by >50% vs software-only implementation |
| Configurable Logic Block (CLB) | Four CLB tiles enable custom logic for position manager solutions, replacing external FPGA or CPLD in servo drive designs |
| ADC Post-Processing Engine | Real-time hardware calculation of offset error, deviation from setpoint, and zero-crossing detection eliminates software polling and enables cycle-accurate fault response |
| Windowed Comparator Subsystem (CMPSS) | Eight independent comparators with 12-bit DAC references generate immediate PWM trip signals within <100ns of out-of-range condition detection |
| Dual-Zone Security | 128-bit code protection splits flash/RAM into secure and non-secure zones, enabling third-party firmware development without exposing proprietary control algorithms |
Applications
| Motor Drive Control | Solar Inverter Control |
|---|---|
Use Scenario: Closed-loop vector control of 3-phase PMSM/BLDC motors in HVAC compressors and traction inverters. IC Role / Device Role / Timing Role: Real-time execution of FOC algorithm, PWM generation with <100ps resolution, and ADC sampling synchronized to switching cycles. Use Value: Enables >98% efficiency and <1% torque ripple using hardware-accelerated TMU and CLA-managed current loop updates. |
Use Scenario: MPPT tracking and grid-synchronization in string and central solar inverters. IC Role / Device Role / Timing Role: Simultaneous sampling of DC-link voltage/current and AC grid voltage/current via three ADCs; real-time calculation of phase angle and reactive power. Use Value: Achieves <99% MPPT efficiency and <5ms grid reconnection time using CLA-executed PLL and harmonic compensation routines. |
| EV Charging Station | Industrial UPS |
Use Scenario: Digital power control in AC/DC and DC/DC stages of EV on-board chargers (OBC) and DC fast charging piles. IC Role / Device Role / Timing Role: Dual-loop control of isolated LLC and SiC MOSFET gate drivers; fast transient response to load steps via HRPWM and CMPSS fault management. Use Value: Supports 11–22kW OBC operation with <10µs overcurrent shutdown and adaptive dead-time compensation across 100–200kHz switching frequencies. |
Use Scenario: Online double-conversion UPS with active rectifier and inverter stages for data center and medical equipment. IC Role / Device Role / Timing Role: Independent control of input PFC and output inverter using two CLA cores; seamless transfer between utility and battery modes. Use Value: Delivers <20ms switchover time and THD <3% under nonlinear loads using hardware-based harmonic injection and synchronous sampling. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar real-time control applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| TMS320F28076PTP | 176-pin HLQFP package; 97 GPIOs; full peripheral set including EMIF and all 3 ADCs; higher pin count and memory footprint | Suitable for complex systems requiring external SDRAM, ASRAM, or more analog inputs (e.g., multi-axis servo drives) | Select when needing >41 GPIOs, EMIF interface, or full 17-channel ADC support beyond PZP's 14-channel limit |
| TMS320F280049CPTP | 176-pin HLQFP; lower 100MHz CPU/CLA; 256KB flash; 2x ADCs (2.5MSPS); no USB; CLB support retained | Cost-optimized alternative for mid-tier motor drives where USB connectivity and highest ADC throughput are not required | Choose for cost-sensitive industrial drives with reduced feature set but same CLB and safety certification level |
Compared with TMS320F28075PZPT, the TMS320F28076PTP offers expanded I/O and memory for larger systems, while the TMS320F280049CPTP trades performance and peripherals for lower BOM cost-making the TMS320F28075PZPT the optimal balance of integration, safety compliance, and 100-pin footprint for space-constrained inverters and chargers.
Availability
TMS320F28075PZPT is available at Aetrix Electronics and suitable for industrial motor drives, solar power optimizers, and EV charging station power modules requiring stable component supply across extended product lifecycles.
Supply support for TMS320F28075PZPT includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Texas Instruments is a global semiconductor leader specializing in analog, embedded processing, and digital signal processing technologies with over 50 years of innovation in industrial and automotive electronics.
The TMS320F28075PZPT belongs to TI's C2000™ real-time microcontroller family, designed specifically for closed-loop control in power electronics-emphasizing deterministic timing, analog integration, and functional safety for motor drives, renewable energy, and transportation systems.
FAQ
What is the operating temperature range for the TMS320F28075PZPT?
The TMS320F28075PZPT is rated for a junction temperature range of –40°C to 105°C (industrial grade, suffix 'T'). This specification is validated per TI's recommended operating conditions and applies to the full 100-pin HTQFP package configuration. Thermal design must ensure the die junction remains within this range under worst-case power dissipation and ambient conditions.
Does the TMS320F28075PZPT support functional safety certification?
Yes, the TMS320F28075PZPT is ISO 26262 certified up to ASIL B and IEC 61508 certified up to SIL 2 by TÜV SÜD. Hardware integrity meets ASIL B/SIL 2 requirements, and TI provides functional safety documentation-including FMEDA reports and safety manuals-to support system-level compliance up to ASIL D and SIL 3.
How many ADC channels are accessible on the TMS320F28075PZPT package?
The TMS320F28075PZPT supports three 12-bit ADC modules (ADC-A, ADC-B, ADC-D), but the 100-pin PZP package exposes 14 external analog input channels: ADC-A (6 pins), ADC-B (6 pins), and shared calibration inputs ADCIN14/ADCIN15 (2 pins). ADC-D inputs are not routed to package pins in the PZP variant.
What communication interfaces does the TMS320F28075PZPT include?
The TMS320F28075PZPT integrates dual CAN 2.0B modules, four SCI/UART ports (3 accessible in PZP), three SPI ports (2 accessible), two I2C interfaces, two McBSPs, and a full-speed USB 2.0 port with integrated PHY. All interfaces support pin-bootable operation and share multiplexed GPIO resources per TI's signal description table.
Is the CLA coprocessor in the TMS320F28075PZPT independent of the main CPU?
Yes, the CLA in the TMS320F28075PZPT is a fully independent 32-bit floating-point processor running at 120MHz. It executes code triggered by peripheral events (e.g., ADC end-of-conversion, PWM timer overflow) without CPU intervention, sharing only message RAM and access to common peripherals-enabling true parallel real-time control execution.
TMS320F28075PZPT Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Texas Instruments
- Package/Case:
- 100-TQFP Exposed Pad
- Series:
- C2000™ C28x Piccolo™, Functional Safety (FuSa)
- Packaging:
- Tray
- Product Status:
- Active
- Programmable:
- Not Verified
- Core Processor:
- C28x
- Core Size:
- 32-Bit Single-Core
- Speed:
- 120MHz
- Connectivity:
- CANbus, EBI/EMI, I2C, McBSP, SCI, SPI, UART/USART, USB
- Peripherals:
- DMA, POR, PWM, WDT
- Number of I/O:
- 41
- Program Memory Size:
- 512KB (256K x 16)
- Program Memory Type:
- FLASH
- EEPROM Size:
- -
- RAM Size:
- 50K x 16
- Voltage - Supply (Vcc/Vdd):
- 1.14V ~ 3.47V
- Data Converters:
- A/D 14x12b; D/A 3x12b
- Oscillator Type:
- External
- Operating Temperature:
- -40°C ~ 105°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
TMS320F28075PZPT FAQ
1.How can I place an order for TMS320F28075PZPT through Aetrix?
Please submit a Request for Quotation (RFQ) for TMS320F28075PZPT on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for TMS320F28075PZPT reliable?
The price and inventory of TMS320F28075PZPT are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for TMS320F28075PZPT is usually 5 days.
3.What payment methods are accepted for TMS320F28075PZPT?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for TMS320F28075PZPT transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for TMS320F28075PZPT?
TMS320F28075PZPT orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your TMS320F28075PZPT order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for TMS320F28075PZPT?
For technical support, including TMS320F28075PZPT datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your TMS320F28075PZPT requirements.
6.How does Aetrix verify that TMS320F28075PZPT is sourced from the original manufacturer or authorized distributors?
All TMS320F28075PZPT products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that TMS320F28075PZPT meets industry standards.
7.What is the process for return or replacement of TMS320F28075PZPT?
All TMS320F28075PZPT units undergo pre-shipment inspection (PSI). If there is an issue with TMS320F28075PZPT, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The TMS320F28075PZPT part is unused and in its original packaging.
Return procedure for TMS320F28075PZPT:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
TMS320F28075PZPT Tags

-
ATTINY4-TSHR
Microchip Technology

-
ATTINY10-TSHR
Microchip Technology

-
ATTINY10-TS8R
Microchip Technology

-
ATTINY202-SSNR
Microchip Technology

-
ATTINY202-SSFR
Microchip Technology

-
ATTINY402-SSNR
Microchip Technology

-
PIC16F15213T-I/MF
Microchip Technology

-
PIC16F15213-E/MF
Microchip Technology

-
PIC10F200T-I/OT
Microchip Technology

-
ATTINY412-SSNR
Microchip Technology

-
PIC10F202T-I/OT
Microchip Technology

-
ATTINY404-SSNR
Microchip Technology
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

.jpg)