Texas Instruments TMS320F28377DGWTEP
- Part No.:
- TMS320F28377DGWTEP
- Manufacturer:
- Texas Instruments
- Category:
- Microcontrollers
- Package:
- 337-LFBGA
- Datasheet:
-
TMS320F28377DGWTEP.pdf
- Description:
- NPI SOPRANO IHR4 RTM 12/31
- Quantity:
- Payment:

- Shipping:

Inventory:2,498
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
TMS320F28377DGWTEP from Texas Instruments is a radiation-tolerant, extended-temperature dual-core C28x floating-point microcontroller designed for real-time motor control and power conversion in harsh environments. It integrates two 200-MHz C28x CPUs with IEEE 754 FPU, TMU, VCU-II, two CLA coprocessors, 1MB ECC-protected Flash, 204KB RAM, four 16-bit ADCs (1.1 MSPS each), 24 ePWM channels (16 HRPWM), and dual CAN 2.0B interfaces - deployed in EV/HEV powertrain inverters and industrial servo drives.
For engineers reviewing the TMS320F28377DGWTEP datasheet, TMS320F28377DGWTEP pinout, TMS320F28377DGWTEP application, or TMS320F28377DGWTEP equivalent, key selection criteria include dual-core deterministic latency, on-chip analog subsystem consolidation (ADC+DAC+comparators+SDFM), HRPWM dead-band precision, CLA offload capability for torque-loop execution, and -55°C to +125°C operation with defense-grade traceability.
Technical Context
The TMS320F28377DGWTEP implements a tightly coupled dual-C28x architecture where each core runs at 200 MHz with independent FPU, TMU, and VCU-II accelerators - enabling simultaneous high-fidelity position/speed tracking and current/torque loop control. Its two CLAs operate concurrently at 200 MHz, responding to peripheral triggers without CPU intervention to execute time-critical algorithms like field-oriented control (FOC) inner loops.
Analog subsystem integration includes four independent 16-bit ADCs with differential inputs, hardware post-processing (offset calibration, error-from-setpoint, zero-crossing detection), eight windowed comparators with 12-bit DAC references, three buffered 12-bit DAC outputs, and SDFM modules supporting isolated shunt-current sensing - all synchronized to PWM timing with sub-nanosecond jitter tolerance.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| CPU Architecture | Dual TMS320C28x 32-bit cores, each at 200 MHz with IEEE 754 single-precision FPU - enables parallel real-time control tasks without inter-core contention. |
| On-Chip Memory | 1MB (512KW) Flash with ECC protection + 204KB (102KW) SRAM with parity/ECC - supports secure firmware updates and fault-tolerant runtime data storage in safety-critical systems. |
| ADC Performance | Four 16-bit ADCs, 1.1 MSPS per channel (4.4 MSPS system throughput), differential input support - delivers high-resolution current/voltage sampling for closed-loop vector control in 10–20 kHz switching inverters. |
| PWM Capability | 24 ePWM channels including 16 HRPWM (sub-150 ps resolution), dead-band generation on standard and HRPWM outputs - ensures precise gate-drive timing and shoot-through prevention in SiC/GaN half-bridges. |
| Operating Range | -55°C to +125°C ambient, controlled baseline with extended product lifecycle - qualified for aerospace, defense, and downhole industrial applications requiring long-term supply stability. |
| Security & Isolation | Dual-zone code security with 128-bit secure ROM, DCSM, and IPC module - enables third-party IP protection and safe inter-processor communication between control and monitoring domains. |
| Communication Peripherals | Two ISO 11898-1/CAN 2.0B-compliant controllers, USB 2.0 MAC+PHY, four SCI/UART, three SPI, two I²C, uPP interface - supports multi-protocol diagnostics, FPGA co-processing, and host connectivity in distributed control systems. |
Pinout & Package
Package: 337-ball nFBGA (ZWT suffix), 16.0 mm × 16.0 mm body size, 0.8 mm ball pitch, thermally enhanced with exposed die pad connected to VSS.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VDDA / VSSA | Analog power/ground | Separate 1.2-V analog domain with dedicated low-noise supply pins - isolates sensitive ADC/DAC reference paths from digital switching noise. |
| VREFHIA–VREFHID / VREFLOA–VREFLOD | ADC reference inputs | Independent high/low reference pairs per ADC bank - allows flexible scaling (e.g., ±10 V, 0–5 V) and differential measurement across four isolated analog front-ends. |
| ADCINA0–ADCINA5, ADCINB0–ADCINB5, etc. | ADC input channels | Up to 24 single-ended or 12 differential analog inputs mapped across four ADCs - supports simultaneous sampling of phase currents, DC-link voltage, temperature, and auxiliary sensors. |
| EPWM1A/1B–EPWM12A/1B | Enhanced PWM outputs | 24-channel ePWM with programmable dead-band, trip-zone inputs (TZ1–TZ6), and HRPWM A/B pairs - enables direct drive of 3-phase inverter bridges with hardware-based fault response. |
| CANTXA / CANRXA, CANTXB / CANRXB | CAN transceiver interfaces | Two fully independent CAN 2.0B controllers with 32-message mailboxes - supports redundant bus communication or separate motor/drive and system-level networks. |
| GPIO0–GPIO168 | Configurable I/O | 169 multiplexed GPIOs with input filtering, pullup/pulldown control, and interrupt capability - provides flexible signal routing for encoder feedback, status LEDs, safety interlocks, and custom peripherals. |
Key Features
| Feature | Design Value |
|---|---|
| Dual C28x + CLA architecture | Enables true parallel real-time processing: one core handles communications/diagnostics while the other + CLA executes torque/position loops - reducing total loop latency below 1 µs. |
| Hardware ADC post-processing | On-the-fly saturation, offset calibration, error-from-setpoint, and zero-crossing detection eliminate CPU overhead - freeing >15% of core bandwidth for higher-layer control logic. |
| Sigma-Delta Filter Module (SDFM) | Eight input channels with dual parallel filters per channel - supports isolated current sensing using external ΣΔ modulators (e.g., AMC130x) with <100 ns latency and no software intervention. |
| Windowed comparator subsystem | Eight comparators with 12-bit DAC references and interrupt generation - provides hardware-level overcurrent/undervoltage protection that triggers PWM trip zones within 10 ns of fault detection. |
| Secure boot & dual-code security | Two 128-bit secure zones, DCSM lockable memory regions, and encrypted boot ROM - meets DO-254/IEC 61508 SIL-3 requirements for certified safety firmware deployment. |
Applications
| Motor Drive Control | Grid-Tied Solar Inverter |
|---|---|
|
Use Scenario: High-bandwidth field-oriented control of PMSM/IM motors in servo drives and traction inverters operating at 10–20 kHz switching frequency. IC Role / Device Role / Timing Role: Dual-core MCU executing concurrent speed/position outer loop (CPU1) and current/torque inner loop (CPU2+CLA), synchronized to 16-bit ADC sampling and HRPWM outputs. Use Value: Sub-microsecond deterministic latency enables stable FOC at >50 kRPM with <0.1% torque ripple, eliminating need for external DSP co-processing. |
Use Scenario: Three-phase grid-synchronization, MPPT, and reactive power control in 10–50 kW photovoltaic inverters with anti-islanding protection. IC Role / Device Role / Timing Role: Real-time controller managing dual ADC sampling (DC-link + AC-line), dual CAN for string monitoring, and USB for commissioning - all within strict 20-ms grid compliance windows. Use Value: Integrated SDFM + comparators enable Class B anti-islanding detection via active frequency shift (AFC) without external comparators or timers. |
| EV/HEV Powertrain Inverter | Industrial UPS System |
|
Use Scenario: Traction inverter control in battery-electric vehicles requiring ASIL-B functional safety, thermal derating, and redundancy across dual CAN buses. IC Role / Device Role / Timing Role: Safety-certified MCU running dual-lockstep monitoring (via IPC and shared memory) while managing SiC gate drivers, temperature feedback, and HV contactor sequencing. Use Value: Extended -55°C to +125°C rating and controlled baseline ensure 15+ year automotive lifecycle support with full traceability and no obsolescence risk. |
Use Scenario: Online double-conversion UPS with seamless transfer, battery management, and harmonic compensation in datacenter power distribution units. IC Role / Device Role / Timing Role: Central controller coordinating rectifier/inverter stages, battery charge/discharge profiles, and Ethernet-based remote monitoring - leveraging dual EMIF for external SDRAM logging. Use Value: 1MB ECC Flash stores multiple firmware images and black-box event logs; dual ePIE supports >192 prioritized interrupts for real-time fault escalation. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar dual-core real-time control applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| TMS320F28379D | Commercial-grade (–40°C to 105°C), same dual-core architecture and peripheral set but lacks EP qualification, defense traceability, and extended temp range. | Suitable for industrial drives and solar inverters not requiring space/aerospace certification or extreme temperature operation. | Select when cost sensitivity outweighs need for extended lifecycle, radiation tolerance, or military-grade documentation. |
| TMS320F28076 | Single-core C28x at 120 MHz, 512KB Flash, 164KB RAM, no CLA, reduced ADC count (2× 16-bit), no SDFM - lower compute density and analog integration. | Targeted at cost-optimized servo drives and HVAC compressors where dual-core latency and isolated current sensing are unnecessary. | Choose only if application requires <100 MHz deterministic performance and does not use hardware-accelerated FOC or ΣΔ current sensing. |
Compared with TMS320F28379D and TMS320F28076, the TMS320F28377DGWTEP uniquely delivers radiation-hardened dual-core determinism, -55°C to +125°C operation, and full analog subsystem consolidation - making it the sole option for mission-critical aerospace, defense, and downhole energy applications requiring guaranteed long-term availability and traceability.
Availability
TMS320F28377DGWTEP is available at Aetrix Electronics and suitable for electric vehicle powertrain inverters, industrial servo motor drives, and grid infrastructure converters requiring stable component supply across 15+ year production lifecycles.
Supply support for TMS320F28377DGWTEP includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Texas Instruments is a global semiconductor leader specializing in analog, embedded processing, and power management technologies - with over 50 years of innovation in real-time control silicon.
The TMS320F28377DGWTEP belongs to TI's Delfino™ EP (Enhanced Performance) microcontroller family, engineered specifically for deterministic, high-precision closed-loop control in safety-critical, extended-temperature environments such as aerospace avionics and defense electronics.
FAQ
What is the operating temperature range of the TMS320F28377DGWTEP?
The TMS320F28377DGWTEP is rated for continuous operation from –55°C to +125°C ambient temperature. This extended range is achieved through controlled baseline manufacturing, single-fab/single-test-site traceability, and rigorous screening - making it suitable for downhole oil/gas tools, satellite power systems, and military vehicle electronics where commercial-grade MCUs fail.
Does the TMS320F28377DGWTEP support hardware-accelerated field-oriented control (FOC)?
Yes, the TMS320F28377DGWTEP supports hardware-accelerated FOC via its dual C28x CPUs with integrated TMU (Trigonometric Math Unit) and VCU-II (Viterbi/Complex Math Unit), plus two CLA coprocessors. These units execute Park/Clarke transforms, PI regulators, and space-vector modulation in hardware - reducing FOC loop latency to under 800 ns and freeing CPU cycles for higher-layer diagnostics and communication in the TMS320F28377DGWTEP.
How many independent ADCs does the TMS320F28377DGWTEP integrate, and what are their key specifications?
The TMS320F28377DGWTEP integrates four independent 16-bit analog-to-digital converters, each capable of 1.1 MSPS sampling rate (4.4 MSPS aggregate throughput). Each ADC supports differential inputs, hardware post-processing (offset calibration, error-from-setpoint), and trigger-to-sample delay capture - enabling precise, synchronized current/voltage acquisition critical for high-fidelity motor control in the TMS320F28377DGWTEP.
What package type and pin count does the TMS320F28377DGWTEP use?
The TMS320F28377DGWTEP uses a 337-ball New Fine Pitch Ball Grid Array (nFBGA) package with ZWT suffix, measuring 16.0 mm × 16.0 mm with 0.8 mm ball pitch. The package features an exposed thermal pad connected to VSS for enhanced heat dissipation - essential for sustained 200-MHz dual-core operation in compact, convection-cooled enclosures housing the TMS320F28377DGWTEP.
Is the TMS320F28377DGWTEP pin-compatible with other devices in the F2837xD family?
No, the TMS320F28377DGWTEP is not pin-compatible with non-EP variants such as the TMS320F28377D (GWT) or TMS320F28379D (PTP). While functionally similar, the TMS320F28377DGWTEP uses the ZWT nFBGA package (337 balls), whereas GWT and PTP denote different packages (nFBGA and HLQFP respectively) with distinct pinouts, power delivery schemes, and thermal pad configurations - requiring unique PCB layouts for the TMS320F28377DGWTEP.
TMS320F28377DGWTEP Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Texas Instruments
- Package/Case:
- 337-LFBGA
- Series:
- C2000™ C28x Delfino™, Functional Safety (FuSa)
- Packaging:
- Tray
- Product Status:
- Active
- Programmable:
- Not Verified
- Core Processor:
- C28x
- Core Size:
- 32-Bit Dual-Core
- Speed:
- 200MHz
- Connectivity:
- CANbus, EBI/EMI, I2C, McBSP, SCI, SPI, uPP, UART/USART, USB
- Peripherals:
- DMA, POR, PWM, WDT
- Number of I/O:
- 169
- Program Memory Size:
- 1MB (512K x 16)
- Program Memory Type:
- FLASH
- EEPROM Size:
- -
- RAM Size:
- 102K x 16
- Voltage - Supply (Vcc/Vdd):
- 1.14V ~ 3.47V
- Data Converters:
- A/D 24x12b, 12x16b; D/A 3x12b
- Oscillator Type:
- Internal
- Operating Temperature:
- -55°C ~ 125°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
TMS320F28377DGWTEP FAQ
1.How can I place an order for TMS320F28377DGWTEP through Aetrix?
Please submit a Request for Quotation (RFQ) for TMS320F28377DGWTEP on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for TMS320F28377DGWTEP reliable?
The price and inventory of TMS320F28377DGWTEP are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for TMS320F28377DGWTEP is usually 5 days.
3.What payment methods are accepted for TMS320F28377DGWTEP?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for TMS320F28377DGWTEP transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for TMS320F28377DGWTEP?
TMS320F28377DGWTEP orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your TMS320F28377DGWTEP order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for TMS320F28377DGWTEP?
For technical support, including TMS320F28377DGWTEP datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your TMS320F28377DGWTEP requirements.
6.How does Aetrix verify that TMS320F28377DGWTEP is sourced from the original manufacturer or authorized distributors?
All TMS320F28377DGWTEP products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that TMS320F28377DGWTEP meets industry standards.
7.What is the process for return or replacement of TMS320F28377DGWTEP?
All TMS320F28377DGWTEP units undergo pre-shipment inspection (PSI). If there is an issue with TMS320F28377DGWTEP, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The TMS320F28377DGWTEP part is unused and in its original packaging.
Return procedure for TMS320F28377DGWTEP:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
TMS320F28377DGWTEP Tags

-
ATTINY4-TSHR
Microchip Technology

-
ATTINY10-TSHR
Microchip Technology

-
ATTINY10-TS8R
Microchip Technology

-
ATTINY202-SSNR
Microchip Technology

-
ATTINY202-SSFR
Microchip Technology

-
ATTINY402-SSNR
Microchip Technology

-
PIC16F15213T-I/MF
Microchip Technology

-
PIC16F15213-E/MF
Microchip Technology

-
PIC10F200T-I/OT
Microchip Technology

-
ATTINY412-SSNR
Microchip Technology

-
PIC10F202T-I/OT
Microchip Technology

-
ATTINY404-SSNR
Microchip Technology
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

