Texas Instruments TMS320F28377DZWTS
- Part No.:
- TMS320F28377DZWTS
- Manufacturer:
- Texas Instruments
- Category:
- Microcontrollers
- Package:
- 337-LFBGA
- Datasheet:
-
TMS320F28377DZWTS.pdf
- Description:
- IC MCU 32BIT 1MB FLASH 337NFBGA
- Quantity:
- Payment:

- Shipping:

Inventory:171
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
TMS320F28377DZWTS from Texas Instruments is a dual-core 32-bit real-time microcontroller with two 200MHz C28x CPUs, IEEE 754 FPU, TMU, VCU-II, and two independent 200MHz CLA coprocessors. It integrates four 16-/12-bit ADCs (up to 4.4MSPS system throughput), 24 ePWM channels (16 HRPWM), dual CAN, USB 2.0, and 169 GPIOs - deployed in traction inverter motor control and solar power optimizers.
For engineers reviewing the TMS320F28377DZWTS datasheet, TMS320F28377DZWTS pinout, TMS320F28377DZWTS application, or TMS320F28377DZWTS equivalent, key selection criteria include dual-CPU real-time determinism, on-chip analog subsystem precision (16-bit ADC with hardware post-processing), functional safety certification (ISO 26262 ASIL B, IEC 61508 SIL 2), and nFBGA-337 thermal performance for high-power industrial inverters.
Technical Context
The TMS320F28377DZWTS implements a tightly coupled dual-C28x architecture where each CPU runs at 200MHz with dedicated FPU, TMU, and VCU-II - enabling concurrent execution of torque/flux loops and system-level diagnostics. Its two CLAs operate independently at 200MHz, servicing peripheral-triggered tasks like PWM update or ADC post-processing without CPU intervention.
Hardware-accelerated analog control includes four ADCs supporting simultaneous 16-bit (1.1MSPS each) or 12-bit (3.5MSPS each) sampling, integrated SDFM for isolated shunt current sensing, eight windowed comparators with 12-bit DAC references, and three buffered 12-bit DAC outputs - all synchronized to ePWM timebases for deterministic closed-loop timing.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| CPU cores | Two independent 32-bit C28x CPUs, each at 200MHz - enables parallel real-time control task partitioning (e.g., one core for position/speed, one for torque/current). |
| Floating-point unit | IEEE 754 single-precision FPU per CPU - eliminates need for fixed-point scaling in motor control algorithms and transforms. |
| Control Law Accelerators | Two CLA coprocessors, each 200MHz, floating-point capable, triggered by peripherals - offloads time-critical ISR work from main CPUs to guarantee sub-microsecond response. |
| ADC subsystem | Four independent 16-/12-bit ADCs; 16-bit mode: 1.1MSPS each, differential inputs, up to 12 external channels - supports high-fidelity multi-sensor feedback in servo drives. |
| ePWM & HRPWM | 24 ePWM channels with dead-band support; 16 HRPWM channels (A/B high-res on 8 modules) - delivers <150ps resolution for precise gate drive timing in SiC/GaN inverters. |
| Functional safety | ISO 26262 ASIL B and IEC 61508 SIL 2 certified by TÜV SÜD; hardware integrity rated ASIL B/SIL 2 - meets requirements for automotive traction inverters and industrial safety PLCs. |
| Package & temp | nFBGA-337 (ZWT), 16mm × 16mm; operating junction temperature –40°C to 125°C (S-grade) - optimized for thermally constrained power module PCB layouts. |
Pinout & Package
Package: 337-ball New Fine Pitch Ball Grid Array (nFBGA, ZWT suffix), 16mm × 16mm body, 0.5mm ball pitch, lead-free/green compliant. Thermal design supports high-power density applications with PowerPAD-compatible PCB layout.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VDD, VDDA, VDDIO, VDDOSC | Power supply domains | Separate 1.2V core, 3.3V I/O, analog (1.2V/3.3V), and oscillator supplies - enable noise isolation and independent power sequencing for mixed-signal stability. |
| VSS, VSSA, VSSOSC | Ground return paths | Dedicated analog ground (VSSA), oscillator ground (VSSOSC), and digital ground (VSS) - minimize coupling between sensitive analog conversion and high-speed digital switching. |
| ADCINx, ADCINDx, ADCINCx, ADCINBx | Analog input terminals | Four independent ADC banks with differential (ADCIND/ADCINC) and single-ended (ADCINB/ADCINA) channel mapping - supports simultaneous voltage, current, and temperature acquisition across motor phases. |
| ePWMxA/ePWMxB, HRPWMxA/HRPWMxB | PWM output pairs | Complementary high-resolution outputs per module with programmable dead-band - directly drive half-bridge gate drivers with sub-nanosecond timing control. |
| CANRXA/CANTXA, CANRXB/CANTXB | CAN transceiver interfaces | Two ISO 11898-1-compliant CAN 2.0B ports with pin-bootable configuration - enable distributed control networking in EV battery management and inverter stacks. |
| USBDM/USBDP | USB 2.0 differential pair | Integrated USB 2.0 MAC + PHY with full-speed capability - supports firmware updates, debug streaming, and host-based monitoring without external transceivers. |
Key Features
| Feature | Design Value |
|---|---|
| Dual C28x+CLA subsystems | Enables true parallel real-time processing: one subsystem handles motor control loops while the other manages communications, diagnostics, and safety monitoring - doubling effective deterministic throughput. |
| Hardware ADC post-processing | On-the-fly saturation, error-from-setpoint, zero-crossing detection, and 8-windowed comparator triggers with interrupt - eliminates software overhead in overcurrent/overvoltage protection paths. |
| Sigma-Delta Filter Module (SDFM) | Eight input channels with dual parallel filters per channel - supports isolated current sensing via external ΣΔ modulators (e.g., AMC130x) with >85dB SNR at 20kHz bandwidth. |
| Configurable Logic Block (CLB) | Four CLB tiles with LUTs, registers, and state machines - implement custom logic (e.g., position manager, encoder interpolation, or fault combinational logic) without consuming CPU cycles or requiring FPGA co-processing. |
| Dual-zone security & DCSM | Two 128-bit secure memory zones with Dual Code Security Module - allows third-party algorithm licensing and protects boot code and critical control parameters from unauthorized access or tampering. |
Applications
| Traction Inverter Motor Control | Solar Power Optimizer |
|---|---|
Use Scenario: Real-time field-oriented control (FOC) of permanent magnet synchronous motors (PMSM) in electric vehicle drivetrains, requiring <1µs loop closure and phase current sampling synchronized to PWM edges. IC Role / Device Role / Timing Role: Primary real-time controller executing dual-core FOC, space-vector modulation, and hardware-accelerated current reconstruction using four ADCs and 16 HRPWM channels. Use Value: Sub-150ps HRPWM resolution and deterministic CLA-executed current loop updates ensure stable operation at high switching frequencies (>100kHz) with SiC MOSFETs. | Use Scenario: Per-module MPPT and DC-DC conversion control in residential solar arrays, where compact size, thermal efficiency, and rapid transient response are critical. IC Role / Device Role / Timing Role: Dual-core MCU managing isolated current/voltage sensing (via SDFM), digital PID regulation, and CAN-based string communication - all within a single chip. Use Value: Integrated 16-bit ADCs with hardware post-processing reduce external component count; nFBGA-337 package enables high-density PCB layout in space-constrained optimizer housings. |
| Industrial AC-DC Power Supply | Three-Phase UPS System |
Use Scenario: High-efficiency, digitally controlled AC-DC front-end with active PFC and LLC resonant conversion, demanding precise voltage regulation and harmonic mitigation. IC Role / Device Role / Timing Role: Real-time controller executing dual-loop control (inner current, outer voltage), fast analog-to-digital conversion, and high-frequency PWM generation with adaptive dead-time compensation. Use Value: TMU and VCU-II accelerators reduce trigonometric and complex math latency by >5×, enabling 20kHz+ PFC loop rates without sacrificing computational headroom for safety checks. | Use Scenario: Online double-conversion UPS with seamless transfer, battery management, and grid synchronization - requiring deterministic timing, fault tolerance, and redundant control paths. IC Role / Device Role / Timing Role: Safety-certified dual-core controller running independent control and monitor threads, with watchdog supervision, ECC-protected flash/RAM, and dual CAN for redundancy. Use Value: ISO 26262 ASIL B and IEC 61508 SIL 2 certification validates hardware integrity for fail-safe shutdown; dual EMIFs support external SRAM for extended event logging during brownouts. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar dual-core real-time control applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| TMS320F28377DPTP | Same dual-core architecture, memory, and peripherals, but in 176-pin HLQFP (PTP) package - larger footprint, lower I/O density, reduced thermal performance vs. nFBGA. | Better suited for prototyping or low-volume industrial controls where manual soldering or socketing is preferred over BGA reflow. | Select TMS320F28377DPTP when board assembly constraints prohibit BGA or when thermal margin is less critical than layout simplicity. |
| TMS320F28379DZWTS | Higher memory: 1MB flash (vs. 512KB), 204KB RAM (vs. 172KB), full 169 GPIOs enabled, and enhanced analog features including 24 ADC input pins (vs. 20) and 8 CMPSS units (vs. 8 - same count). | Targeted at next-generation systems requiring larger firmware images, more sensor inputs, or higher channel-count motor control (e.g., dual-axis servo drives). | Select TMS320F28379DZWTS when firmware complexity exceeds 512KB or when full ADC/CMPSS channel utilization is required across all four converters. |
Compared with TMS320F28377DZWTS, the TMS320F28377DPTP offers identical functionality in a through-hole–friendly package but trades thermal efficiency and I/O density for manufacturability; the TMS320F28379DZWTS extends memory and analog channel capacity for scalable designs without changing core architecture or safety certification.
Availability
TMS320F28377DZWTS is available at Aetrix Electronics and suitable for traction inverter motor control, solar power optimizers, and industrial AC-DC power supplies requiring stable component supply, long-term lifecycle assurance, and functional safety compliance.
Supply support for TMS320F28377DZWTS includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Texas Instruments is a global semiconductor leader specializing in analog, embedded processing, and connectivity technologies - with deep expertise in real-time control and power electronics.
The TMS320F28377DZWTS belongs to TI's C2000™ Premium performance MCU line, designed specifically for high-fidelity closed-loop control in power conversion, motor drives, and energy systems - emphasizing deterministic timing, analog integration, and functional safety.
FAQ
What is the maximum ADC sampling rate supported by the TMS320F28377DZWTS in 16-bit mode?
The TMS320F28377DZWTS supports up to 1.1MSPS per ADC in 16-bit mode, with four independent ADCs delivering a total system throughput of 4.4MSPS. Each ADC includes a dedicated sample-and-hold circuit and hardware post-processing - enabling synchronized, high-precision acquisition across multiple motor phases or power stages without CPU overhead. This rate is confirmed in the device's Electrical Characteristics table (Section 6.10) and validated in application reports for FOC implementations.
Does the TMS320F28377DZWTS support functional safety certification for automotive use?
Yes, the TMS320F28377DZWTS is qualified to AEC-Q100 Grade 1 (–40°C to 125°C junction) and carries ISO 26262 ASIL B and IEC 61508 SIL 2 certification issued by TÜV SÜD. Its hardware integrity meets ASIL B requirements, and safety documentation - including FMEDA, safety manuals, and diagnostic coverage analysis - is available to support system-level ASIL D development. The "S" suffix explicitly denotes the automotive-qualified temperature grade.
How many high-resolution PWM (HRPWM) channels does the TMS320F28377DZWTS provide, and what is their timing resolution?
The TMS320F28377DZWTS provides 16 HRPWM channels - eight modules, each with high-resolution A and B outputs. Resolution is programmable down to 150ps, achieved via digital fractional delay logic synchronized to the 200MHz system clock. This enables precise dead-time control and gate driver timing for wide-bandgap power devices in high-frequency inverters, as specified in Section 6.11 of the datasheet.
What package type and ball count does the TMS320F28377DZWTS use, and is it RoHS compliant?
The TMS320F28377DZWTS uses the ZWT package: a 337-ball New Fine Pitch Ball Grid Array (nFBGA) with 0.5mm pitch and 16mm × 16mm body size. It is lead-free and RoHS-compliant, meeting JEDEC J-STD-020 moisture sensitivity level 3 (MSL-3) requirements. Pin diagrams and mechanical drawings are provided in Section 11.1 of the official datasheet (SPRS880P).
Can the TMS320F28377DZWTS execute code independently on both C28x CPUs and CLAs simultaneously?
Yes, the TMS320F28377DZWTS supports fully independent concurrent execution: both C28x CPUs run separate firmware images at 200MHz, and each has an associated CLA coprocessor that executes floating-point code triggered by peripheral events (e.g., ADC EOC, PWM timer match). Communication occurs via shared message RAM and IPC hardware - verified in TI's C2000Ware examples and documented in Section 7.9 of SPRS880P.
TMS320F28377DZWTS Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Texas Instruments
- Package/Case:
- 337-LFBGA
- Series:
- C2000™ C28x Delfino™, Functional Safety (FuSa)
- Packaging:
- Tray
- Product Status:
- Active
- Programmable:
- Not Verified
- Core Processor:
- C28x
- Core Size:
- 32-Bit Dual-Core
- Speed:
- 200MHz
- Connectivity:
- CANbus, EBI/EMI, I2C, McBSP, SCI, SPI, uPP, UART/USART, USB
- Peripherals:
- DMA, POR, PWM, WDT
- Number of I/O:
- 169
- Program Memory Size:
- 1MB (512K x 16)
- Program Memory Type:
- FLASH
- EEPROM Size:
- -
- RAM Size:
- 102K x 16
- Voltage - Supply (Vcc/Vdd):
- 1.14V ~ 3.47V
- Data Converters:
- A/D 24x12b, 12x16b; D/A 3x12b
- Oscillator Type:
- Internal
- Operating Temperature:
- -40°C ~ 125°C (TJ)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
TMS320F28377DZWTS FAQ
1.How can I place an order for TMS320F28377DZWTS through Aetrix?
Please submit a Request for Quotation (RFQ) for TMS320F28377DZWTS on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for TMS320F28377DZWTS reliable?
The price and inventory of TMS320F28377DZWTS are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for TMS320F28377DZWTS is usually 5 days.
3.What payment methods are accepted for TMS320F28377DZWTS?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for TMS320F28377DZWTS transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for TMS320F28377DZWTS?
TMS320F28377DZWTS orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your TMS320F28377DZWTS order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for TMS320F28377DZWTS?
For technical support, including TMS320F28377DZWTS datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your TMS320F28377DZWTS requirements.
6.How does Aetrix verify that TMS320F28377DZWTS is sourced from the original manufacturer or authorized distributors?
All TMS320F28377DZWTS products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that TMS320F28377DZWTS meets industry standards.
7.What is the process for return or replacement of TMS320F28377DZWTS?
All TMS320F28377DZWTS units undergo pre-shipment inspection (PSI). If there is an issue with TMS320F28377DZWTS, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The TMS320F28377DZWTS part is unused and in its original packaging.
Return procedure for TMS320F28377DZWTS:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
TMS320F28377DZWTS Tags

-
ATTINY4-TSHR
Microchip Technology

-
ATTINY10-TSHR
Microchip Technology

-
ATTINY10-TS8R
Microchip Technology

-
ATTINY202-SSNR
Microchip Technology

-
ATTINY202-SSFR
Microchip Technology

-
ATTINY402-SSNR
Microchip Technology

-
PIC16F15213T-I/MF
Microchip Technology

-
PIC16F15213-E/MF
Microchip Technology

-
PIC10F200T-I/OT
Microchip Technology

-
ATTINY412-SSNR
Microchip Technology

-
PIC10F202T-I/OT
Microchip Technology

-
ATTINY404-SSNR
Microchip Technology
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

