Texas Instruments TMS320F28377SPZPS
- Part No.:
- TMS320F28377SPZPS
- Manufacturer:
- Texas Instruments
- Category:
- Microcontrollers
- Package:
- 100-TQFP Exposed Pad
- Datasheet:
-
TMS320F28377SPZPS.pdf
- Description:
- IC MCU 32BIT 1MB FLASH 100HTQFP
- Quantity:
- Payment:

- Shipping:

Inventory:153
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
TMS320F28377SPZPS from Texas Instruments is a 32-bit floating-point real-time microcontroller featuring a 200MHz C28x CPU, IEEE 754 FPU, Trigonometric Math Unit (TMU), Viterbi/Complex Math Unit (VCU-II), and a parallel 200MHz Control Law Accelerator (CLA). It integrates four 16-/12-bit ADCs (up to 4.4MSPS system throughput), 24 ePWM channels with 16 high-resolution HRPWM outputs, dual CAN 2.0B interfaces, USB 2.0 (MAC+PHY), and 169 GPIOs - deployed in industrial motor drives, solar inverters, and EV charging power modules.
For engineers reviewing the TMS320F28377SPZPS datasheet, TMS320F28377SPZPS pinout, TMS320F28377SPZPS application, or TMS320F28377SPZPS equivalent, key selection criteria include CLA coprocessor independence, dual-zone security for third-party code protection, ECC-protected 1MB flash and 164KB RAM, functional safety certification up to ASIL B/SIL 2, and support for isolated current sensing via SDFM + sigma-delta modulators.
Technical Context
The TMS320F28377SPZPS implements a single-CPU subsystem architecture (vs. dual-CPU F2837xD), with the C28x core and CLA executing concurrently at 200MHz - enabling deterministic response to time-critical control loops while offloading math-intensive tasks like torque calculation or PWM update. Its analog subsystem includes hardware-accelerated ADC post-processing (offset calibration, setpoint error, windowed comparators with DAC references) and eight SDFM input channels supporting fast overcurrent detection.
System-level integration is enhanced by two EMIFs (ASRAM/SDRAM), six-channel DMA, configurable logic blocks (CLB) for position manager augmentation, and peripheral boot capability. The device operates at 1.2V core / 3.3V I/O, supports multiple low-power modes with external wakeup, and features dual internal 10MHz oscillators plus on-chip crystal oscillator for clock redundancy.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| CPU Core | C28x 32-bit floating-point processor running at 200MHz with IEEE 754 FPU, TMU, and VCU-II accelerators |
| CLA Coprocessor | Independent 32-bit floating-point accelerator operating at 200MHz, triggered by peripherals and executing code in parallel with main CPU |
| Flash Memory | 1MB (512KW) of ECC-protected on-chip flash, enabling robust firmware storage and field updates in safety-critical systems |
| RAM | 164KB (82KW) total RAM: 128KB global shared + 36KB dedicated/local shared, ECC- or parity-protected |
| ADC System | Four independent 16-/12-bit ADCs: 1.1MSPS (16-bit, differential, 12 channels) or 3.5MSPS (12-bit, single-ended, 24 channels) per ADC |
| PWM & Control | 24 ePWM channels with 16 high-resolution HRPWM outputs, dead-band generation, and integrated trip-zone protection |
| Functional Safety | Certified to ISO 26262 ASIL B and IEC 61508 SIL 2 by TÜV SÜD; hardware integrity rated ASIL B/SIL 2 |
Pinout & Package
Package: 100-pin PowerPAD™ Thermally Enhanced Thin Quad Flatpack (HTQFP), suffix PZP; body size 14mm × 14mm, lead-free/green compliant; thermal pad enables efficient heat dissipation in high-power control applications.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VDD, VDDA, VDDIO | Power supply rails | 1.2V core, 3.3V analog, and 3.3V I/O domains - require separate decoupling and sequencing per TI design guidelines |
| VSS, VSSA, VSSOSC | Ground reference planes | Analog, digital, and oscillator ground separation minimizes noise coupling into sensitive ADC and clock circuits |
| X1, X2 | Crystal oscillator inputs | Supports external crystal (1–20MHz) or ceramic resonator; internal 10MHz zero-pin oscillators provide fallback clock source |
| GPIO0–GPIO40 | Multiplexed general-purpose I/O | Configurable as digital I/O, peripheral functions (ePWM, eCAP, SCI, SPI, etc.), or analog inputs - with programmable input filtering |
| ADCINA0–ADCINA5, ADCINB0–ADCINB5, ADCINC0–ADCINC5, ADCIND0–ADCIND5 | Analog input channels | 16 differential or 24 single-ended ADC inputs across four independent ADC modules; routed through analog multiplexer to sample-and-hold |
| CANTXA, CANRXA, CANTXB, CANRXB | CAN bus transceiver interface | Two ISO 11898-1/CAN 2.0B-compliant controllers with 32-message mailboxes each; support pin-bootable operation |
| USBDP, USBDM | USB 2.0 differential data pair | Integrated USB 2.0 MAC and PHY enable direct host/device connectivity without external transceiver |
Key Features
| Feature | Design Value |
|---|---|
| Programmable Control Law Accelerator (CLA) | Offloads real-time control tasks (e.g., PID, space-vector modulation) from main CPU - enabling deterministic sub-microsecond loop execution |
| Dual-zone security with unique ID | Enables third-party IP protection and secure boot; supports encrypted firmware loading and runtime code authentication |
| Sigma-Delta Filter Module (SDFM) | Eight input channels with parallel filtering per channel - enables isolated shunt current measurement with fast out-of-range detection |
| Enhanced comparator subsystem (CMPSS) | Eight windowed comparators with 12-bit DAC references - provides hardware-based overcurrent/undervoltage protection with interrupt capability |
| Configurable Logic Block (CLB) | Four CLB tiles augment peripheral functionality (e.g., custom encoder interfaces, position management logic) without CPU intervention |
Applications
| Industrial Motor Drives | Solar Inverters |
|---|---|
Use Scenario: Closed-loop vector control of 3-phase PMSM/BLDC motors in HVAC compressors and conveyor systems. IC Role / Device Role / Timing Role: Real-time execution of field-oriented control (FOC) algorithms using CLA-accelerated trigonometric and complex math, synchronized PWM generation, and ADC sampling at 1.1MSPS. Use Value: Enables <1µs current-loop update times and <50ns PWM dead-time accuracy - critical for efficiency and EMI reduction in high-frequency switching inverters. | Use Scenario: MPPT and grid-synchronization control in string and central solar inverters. IC Role / Device Role / Timing Role: Simultaneous acquisition of DC-link voltage/current, AC phase voltages/currents, and temperature sensors via four ADCs; CLA handles MPPT algorithm while CPU manages communication and safety monitoring. Use Value: Hardware-integrated ADC post-processing (setpoint error, zero-crossing detect) reduces software overhead and improves MPPT tracking speed under partial shading. |
| EV Charging Power Modules | Energy Storage PCS |
Use Scenario: Bidirectional AC/DC and DC/DC conversion in on-board chargers (OBC) and DC fast-charging stations. IC Role / Device Role / Timing Role: Coordinating interleaved LLC and SiC MOSFET gate drivers via 16 HRPWM channels; managing CAN communication with vehicle/BMS and USB diagnostics. Use Value: Dual CAN interfaces support redundant communication paths; USB 2.0 enables field firmware updates and real-time debug without additional interface ICs. | Use Scenario: Grid-forming and battery state-of-charge control in residential and utility-scale energy storage systems. IC Role / Device Role / Timing Role: High-precision current/voltage monitoring across multiple battery strings using SDFM + isolated modulators; executing droop control and harmonic compensation in CLA. Use Value: SDFM's comparator filter triggers hardware interrupts within <100ns of overcurrent events - enabling safe shutdown before fault propagation in multi-kW systems. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar real-time control applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| TMS320F28377SPTP | Same core, memory, and peripherals; packaged in 176-pin HLQFP instead of 100-pin HTQFP - offers 97 GPIOs vs. 41 and full peripheral access (e.g., both EMIFs, all 4 ADCs) | Preferred for designs requiring higher I/O count, external memory expansion, or full analog subsystem utilization | Select TMS320F28377SPTP when board layout allows larger package and system demands exceed 41 GPIOs or need dual EMIF support. |
| TMS320F28375SPZPS | Reduced memory: 512KB flash and 132KB RAM; only two 16-/12-bit ADCs (vs. four); no CLB; same 100-pin HTQFP package and 41 GPIO count | Suitable for cost-sensitive, lower-complexity motor control or power conversion where full ADC bandwidth or logic augmentation is unnecessary | Choose TMS320F28375SPZPS for entry-level OBC or UPS designs where CLA offload and four ADCs are not required. |
Compared with TMS320F28377SPTP, the TMS320F28377SPZPS trades I/O count and peripheral availability for compact footprint and thermal efficiency; versus TMS320F28375SPZPS, it delivers double flash/RAM, full ADC complement, and CLB support - making it optimal for mid-tier industrial and EV charging applications demanding scalability without package change.
Availability
TMS320F28377SPZPS is available at Aetrix Electronics and suitable for industrial motor drives, solar inverters, and EV charging power modules requiring stable component supply, long-term lifecycle assurance, and functional safety compliance.
Supply support for TMS320F28377SPZPS includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Texas Instruments is a global semiconductor company headquartered in Dallas, Texas, delivering analog and embedded processing solutions for industrial, automotive, and consumer markets.
The TMS320F28377SPZPS belongs to TI's C2000™ real-time microcontroller product line, engineered specifically for closed-loop control in power electronics - emphasizing deterministic timing, analog integration, and computational acceleration for motor, power, and energy systems.
FAQ
What is the maximum operating junction temperature for the TMS320F28377SPZPS?
The TMS320F28377SPZPS is rated for a junction temperature range of –40°C to 125°C, denoted by the 'S' suffix in its part number. This extended temperature grade supports deployment in high-ambient environments such as under-hood automotive power modules or industrial enclosures without forced cooling. Thermal design must ensure the exposed thermal pad on the HTQFP package is properly soldered and connected to a sufficient copper area per TI's PCB layout guidelines.
Does the TMS320F28377SPZPS support functional safety certification for automotive use?
Yes, the TMS320F28377SPZPS is certified to ISO 26262 ASIL B and IEC 61508 SIL 2 by TÜV SÜD. While it carries the 'S' temperature grade (–40°C to 125°C), it is not AEC-Q100 qualified - that designation applies only to the TMS320F28377S-Q1 variant. For automotive applications requiring formal qualification, the Q1 version must be selected; however, the TMS320F28377SPZPS remains suitable for non-automotive safety-critical systems like industrial UPS or energy storage PCS.
How many ADC modules does the TMS320F28377SPZPS integrate, and what are their key capabilities?
The TMS320F28377SPZPS integrates four independent 16-/12-bit analog-to-digital converters. Each supports 1.1MSPS in 16-bit differential mode (12 external channels) or 3.5MSPS in 12-bit single-ended mode (24 external channels), with dedicated sample-and-hold circuitry. Hardware post-processing includes saturating offset calibration, setpoint error calculation, and eight windowed comparators with 12-bit DAC references - enabling real-time protection without CPU intervention.
Can the TMS320F28377SPZPS execute code independently on both the main CPU and CLA simultaneously?
Yes, the TMS320F28377SPZPS features a fully independent Control Law Accelerator (CLA) that runs at 200MHz - identical to the main C28x CPU clock - and executes floating-point code triggered by peripheral events (e.g., ADC end-of-conversion, PWM timer overflow). The CLA has its own program/data memory, registers, and interrupt vector table, allowing true parallel processing. This architecture enables the main CPU to handle communications and diagnostics while the CLA maintains deterministic control loop timing.
What communication interfaces are available on the TMS320F28377SPZPS in the 100-pin HTQFP package?
In the PZP (100-pin HTQFP) package, the TMS320F28377SPZPS provides two CAN 2.0B modules, two I²C interfaces, three SPI ports, four SCI/UART channels, two McBSPs, one USB 2.0 port (with integrated PHY), and one uPP interface. All are accessible on package pins - though some peripheral instances may be multiplexed or limited by pin count. The device supports pin-bootable operation for CAN, SPI, SCI, and I²C, simplifying firmware recovery and configuration flexibility.
TMS320F28377SPZPS Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Texas Instruments
- Package/Case:
- 100-TQFP Exposed Pad
- Series:
- C2000™ C28x Delfino™, Functional Safety (FuSa)
- Packaging:
- Tray
- Product Status:
- Active
- Programmable:
- Not Verified
- Core Processor:
- C28x
- Core Size:
- 32-Bit Single-Core
- Speed:
- 200MHz
- Connectivity:
- CANbus, I2C, McBSP, SCI, SPI, uPP, UART/USART, USB
- Peripherals:
- DMA, POR, PWM, WDT
- Number of I/O:
- 41
- Program Memory Size:
- 1MB (512K x 16)
- Program Memory Type:
- FLASH
- EEPROM Size:
- -
- RAM Size:
- 82K x 16
- Voltage - Supply (Vcc/Vdd):
- 1.14V ~ 3.47V
- Data Converters:
- A/D 14x12b, 14x16b; D/A 3x12b
- Oscillator Type:
- Internal
- Operating Temperature:
- -40°C ~ 125°C (TJ)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
TMS320F28377SPZPS FAQ
1.How can I place an order for TMS320F28377SPZPS through Aetrix?
Please submit a Request for Quotation (RFQ) for TMS320F28377SPZPS on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for TMS320F28377SPZPS reliable?
The price and inventory of TMS320F28377SPZPS are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for TMS320F28377SPZPS is usually 5 days.
3.What payment methods are accepted for TMS320F28377SPZPS?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for TMS320F28377SPZPS transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for TMS320F28377SPZPS?
TMS320F28377SPZPS orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your TMS320F28377SPZPS order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for TMS320F28377SPZPS?
For technical support, including TMS320F28377SPZPS datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your TMS320F28377SPZPS requirements.
6.How does Aetrix verify that TMS320F28377SPZPS is sourced from the original manufacturer or authorized distributors?
All TMS320F28377SPZPS products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that TMS320F28377SPZPS meets industry standards.
7.What is the process for return or replacement of TMS320F28377SPZPS?
All TMS320F28377SPZPS units undergo pre-shipment inspection (PSI). If there is an issue with TMS320F28377SPZPS, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The TMS320F28377SPZPS part is unused and in its original packaging.
Return procedure for TMS320F28377SPZPS:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
TMS320F28377SPZPS Tags

-
ATTINY4-TSHR
Microchip Technology

-
ATTINY10-TSHR
Microchip Technology

-
ATTINY10-TS8R
Microchip Technology

-
ATTINY202-SSNR
Microchip Technology

-
ATTINY202-SSFR
Microchip Technology

-
ATTINY402-SSNR
Microchip Technology

-
PIC16F15213T-I/MF
Microchip Technology

-
PIC16F15213-E/MF
Microchip Technology

-
PIC10F200T-I/OT
Microchip Technology

-
ATTINY412-SSNR
Microchip Technology

-
PIC10F202T-I/OT
Microchip Technology

-
ATTINY404-SSNR
Microchip Technology
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

.jpg)