Texas Instruments TMS32F28032LENAPNS
- Part No.:
- TMS32F28032LENAPNS
- Manufacturer:
- Texas Instruments
- Category:
- Microcontrollers
- Package:
- 80-LQFP
- Datasheet:
-
TMS32F28032LENAPNS.pdf
- Description:
- IC MCU 32BIT 64KB FLASH 80LQFP
- Quantity:
- Payment:

- Shipping:

Inventory:1,513
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
TMS320F28032LENAPNS from Texas Instruments is a 60-MHz C28x-core real-time microcontroller with integrated control peripherals, designed for digital power and motor control systems. It features 32 KB on-chip Flash, 10 KB SARAM, 3× 32-bit CPU timers, 8 ePWM channels, 16-channel 12-bit ADC (4.6 MSPS), and eCAN, SPI, I²C, LIN, and SCI interfaces. It operates from a single 3.3-V supply and targets inverter gate drive, DC/DC converter control, and EV charging power modules.
For engineers reviewing the TMS320F28032LENAPNS datasheet, TMS320F28032LENAPNS pinout, TMS320F28032LENAPNS application, or TMS320F28032LENAPNS equivalent, key selection criteria include its 64-pin TQFP package, CLA absence, 8 ePWM channels, 16 ADC inputs, and -40°C to 105°C industrial temperature rating - critical for embedded power conversion design validation.
Technical Context
The TMS320F28032LENAPNS implements a Harvard-architecture C28x CPU executing at 60 MHz (16.67 ns cycle time) with atomic operations and fast interrupt response. Its peripheral set includes ePWM with high-resolution capability, eCAP, eQEP, and HRCAP modules - all accessible via a unified memory-mapped register space and coordinated through the PIE interrupt controller.
It integrates analog functions including a 12-bit ADC with dual sample-and-hold, three comparators with internal DACs, and an on-chip temperature sensor. Clocking is supported by dual zero-pin oscillators, external crystal input, and missing-clock detection - enabling robust timing in isolated power stage environments without external clock sources.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| CPU Core | TMS320C28x, 60 MHz - enables deterministic real-time loop execution under 16.67 ns timing resolution. |
| Flash Memory | 32 KB × 16-bit - sufficient for complex digital control algorithms and firmware updates in field-deployed power converters. |
| SARAM | 10 KB × 16-bit - provides low-latency data storage for control variables and real-time buffers without wait states. |
| ePWM Channels | 8 - supports multi-phase inverter topologies (e.g., 3-phase + auxiliary) with independent dead-time and trip-zone protection. |
| ADC | 12-bit, 16-channel, 4.6 MSPS - captures voltage/current feedback at ≤216.67 ns per conversion for high-bandwidth current-loop control. |
| Package | 64-pin TQFP (PAG), 10.0 mm × 10.0 mm - compatible with standard industrial PCB assembly and thermal management practices. |
| Temperature Range | –40°C to 105°C - validated for operation in enclosed power electronics enclosures with ambient thermal stress. |
Pinout & Package
Package: 64-pin Thin Quad Flatpack (TQFP), body size 10.0 mm × 10.0 mm, lead pitch 0.5 mm, RoHS-compliant.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VDD, VSS | Power supply and ground | Dual 3.3-V domain pins (VDDIO/VDDA/VDD) enable clean separation of digital I/O and analog reference paths. |
| X1, X2 | Crytal oscillator terminals | Support external 1–20 MHz crystal/resonator; internal oscillator bypass option eliminates need for external clock source. |
| GPIO0–GPIO44 | Configurable I/O | 45 total GPIOs with multiplexed peripheral functions (ePWM, eCAP, eQEP, SPI, CAN); pullup enabled at reset on non-PWM pins. |
| EPWM1A–EPWM8B | PWM output terminals | 8 independent ePWM pairs with programmable dead-time, trip-zone inputs (TZ1–TZ3), and synchronization signals (EPWMSYNCI/SYNCO). |
| ADCINA0–ADCINA7, ADCINB0–ADCINB7 | Analog inputs | 16-channel 12-bit ADC with two independent sample-and-hold circuits - supports simultaneous sampling of voltage and current in three-phase systems. |
| CANTXA, CANRXA | eCAN transceiver interface | Single CAN 2.0B port with 32-message mailbox - enables communication with system controllers or BMS in EV charging and energy storage applications. |
Key Features
| Feature | Design Value |
|---|---|
| Single 3.3-V supply operation | Eliminates multi-rail power sequencing, reducing bill-of-materials and board complexity in compact power modules. |
| Integrated VREG and POR/BOR | On-chip voltage regulator and power-on/brown-out reset ensure reliable startup and fault recovery without external supervisor ICs. |
| Code-security module with 128-bit key | Prevents unauthorized firmware readback and reverse engineering - essential for protecting proprietary control algorithms in commercial inverters. |
| Peripheral Interrupt Expansion (PIE) | Centralized interrupt vector mapping reduces latency and simplifies ISR handling across 12+ peripheral modules. |
| Enhanced control peripherals | ePWM with HRPWM, eCAP, eQEP, and HRCAP support precise timing capture and modulation for PFC, servo, and BLDC motor drives. |
Applications
| Grid-Tied Solar Inverter | EV On-Board Charger (OBC) |
|---|---|
Use Scenario: Controls DC-AC inversion using three-phase PWM gating and grid-synchronization logic. IC Role / Device Role / Timing Role: Real-time controller executing MPPT, current-loop regulation, and anti-islanding detection at ≤10 µs loop intervals. Use Value: 8 ePWM channels and 16 ADC inputs enable full-bridge control with simultaneous voltage/current sensing - meeting IEC 62109 safety-critical timing requirements. | Use Scenario: Manages AC-DC rectification, PFC, and isolated DC-DC conversion in vehicle-mounted chargers. IC Role / Device Role / Timing Role: Primary controller coordinating interleaved boost stages and synchronous rectifier timing with sub-microsecond jitter. Use Value: 4.6 MSPS ADC and dual sample-and-hold allow concurrent acquisition of line voltage and inductor current - critical for adaptive PFC loop stability. |
| Industrial AC Drive | Energy Storage PCS |
Use Scenario: Implements field-oriented control (FOC) for induction or PMSM motors in HVAC and pump systems. IC Role / Device Role / Timing Role: Executes position estimation, torque/current loops, and space-vector modulation in <5 µs cycles. Use Value: eQEP and eCAP modules directly interface with encoder/resolver feedback; 32-bit CPU timers provide precise PWM update triggers aligned to rotor position. | Use Scenario: Regulates bi-directional power flow between battery stack and grid in residential/commercial energy storage systems. IC Role / Device Role / Timing Role: Dual-loop controller managing DC-link voltage and grid-reactive power with harmonic compensation. Use Value: eCAN interface communicates with battery management system (BMS); LIN module supports local sensor networks - ensuring interoperability in distributed PCS architectures. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar real-time control applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| TMS320F28034PAG | Same 64-pin TQFP package; adds CLA accelerator and 64 KB Flash. | Enables parallel execution of control law math (e.g., FOC transforms) offloaded from C28x core. | Select when closed-loop bandwidth exceeds 20 kHz or when CLA-accelerated math improves system responsiveness. |
| TMS320F28035PAG | Same 64-pin TQFP; includes CLA, 64 KB Flash, and 14 ePWM channels. | Supports higher phase-count inverters (e.g., 5-level NPC) and advanced modulation schemes requiring extra PWM outputs. | Choose for next-generation designs needing scalability beyond 8 ePWMs and CLA-based computational headroom. |
Compared with TMS320F28032LENAPNS, the TMS320F28034PAG and TMS320F28035PAG offer CLA acceleration and larger Flash - delivering measurable latency reduction in high-frequency current loops and enabling future firmware expansion without hardware redesign.
Availability
TMS320F28032LENAPNS is available at Aetrix Electronics and suitable for grid-tied solar inverters, EV on-board chargers, and industrial AC drive systems requiring stable component supply across extended production lifecycles.
Supply support for TMS320F28032LENAPNS includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Texas Instruments is a global semiconductor leader specializing in analog, embedded processing, and connectivity technologies for industrial, automotive, and power applications.
The TMS320F2803x product line delivers cost-optimized real-time control MCUs with integrated analog peripherals and C28x performance - engineered specifically for digital power conversion, motor control, and energy infrastructure systems.
FAQ
What is the maximum operating frequency of the TMS320F28032LENAPNS?
The TMS320F28032LENAPNS operates at a maximum CPU frequency of 60 MHz, corresponding to a 16.67 ns instruction cycle time. This timing is guaranteed across its full industrial temperature range (–40°C to 105°C) and 3.3-V supply, enabling deterministic execution of control loops with sub-microsecond latency - a requirement verified in TI's SPRS584Q datasheet revision January 2024.
Does the TMS320F28032LENAPNS include a Control Law Accelerator (CLA)?
No, the TMS320F28032LENAPNS does not include a CLA. Per Table 4-1 in the official datasheet, CLA is present only in the TMS320F28033 and TMS320F28035 variants. The TMS320F28032LENAPNS relies solely on its C28x CPU for control law computation, making it suitable for applications where computational load fits within the 60-MHz core bandwidth without hardware acceleration.
What package type and pin count does the TMS320F28032LENAPNS use?
The TMS320F28032LENAPNS uses a 64-pin Thin Quad Flatpack (TQFP) package, designated as PAG in TI's ordering nomenclature. Its mechanical dimensions are 10.0 mm × 10.0 mm with 0.5-mm lead pitch. This package is confirmed in TI's "Mechanical, Packaging, and Orderable Information" section and matches the pin diagram shown in Figure 5-2 of the SPRS584Q datasheet.
How many ePWM channels does the TMS320F28032LENAPNS support?
The TMS320F28032LENAPNS supports 8 ePWM channels, organized as four independent ePWM modules (EPWM1–EPWM4), each providing complementary A/B outputs. This configuration is explicitly listed in Table 4-1 of the datasheet and enables full-bridge or three-phase inverter control with integrated dead-time generation and trip-zone protection - critical for safe gate-driver interfacing.
What is the ADC resolution and sampling rate of the TMS320F28032LENAPNS?
The TMS320F28032LENAPNS integrates a 12-bit analog-to-digital converter with 16 input channels and a maximum sampling rate of 4.6 MSPS, achieving a minimum conversion time of 216.67 ns. It includes dual sample-and-hold circuitry, allowing simultaneous sampling of two channels - a feature confirmed in the Device Comparison table and Functional Description sections of the SPRS584Q datasheet.
TMS32F28032LENAPNS Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Texas Instruments
- Package/Case:
- 80-LQFP
- Series:
- C2000™ C28x Piccolo™
- Packaging:
- Tray
- Product Status:
- Active
- Programmable:
- Not Verified
- Core Processor:
- C28x
- Core Size:
- 32-Bit Single-Core
- Speed:
- 60MHz
- Connectivity:
- CANbus, I2C, LINbus, SCI, SPI, UART/USART
- Peripherals:
- Brown-out Detect/Reset, POR, PWM, WDT
- Number of I/O:
- 45
- Program Memory Size:
- 64KB (32K x 16)
- Program Memory Type:
- FLASH
- EEPROM Size:
- -
- RAM Size:
- 10K x 16
- Voltage - Supply (Vcc/Vdd):
- 1.71V ~ 1.995V
- Data Converters:
- A/D 16x12b
- Oscillator Type:
- Internal
- Operating Temperature:
- -40°C ~ 125°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
TMS32F28032LENAPNS FAQ
1.How can I place an order for TMS32F28032LENAPNS through Aetrix?
Please submit a Request for Quotation (RFQ) for TMS32F28032LENAPNS on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for TMS32F28032LENAPNS reliable?
The price and inventory of TMS32F28032LENAPNS are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for TMS32F28032LENAPNS is usually 5 days.
3.What payment methods are accepted for TMS32F28032LENAPNS?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for TMS32F28032LENAPNS transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for TMS32F28032LENAPNS?
TMS32F28032LENAPNS orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your TMS32F28032LENAPNS order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for TMS32F28032LENAPNS?
For technical support, including TMS32F28032LENAPNS datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your TMS32F28032LENAPNS requirements.
6.How does Aetrix verify that TMS32F28032LENAPNS is sourced from the original manufacturer or authorized distributors?
All TMS32F28032LENAPNS products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that TMS32F28032LENAPNS meets industry standards.
7.What is the process for return or replacement of TMS32F28032LENAPNS?
All TMS32F28032LENAPNS units undergo pre-shipment inspection (PSI). If there is an issue with TMS32F28032LENAPNS, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The TMS32F28032LENAPNS part is unused and in its original packaging.
Return procedure for TMS32F28032LENAPNS:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
TMS32F28032LENAPNS Tags

-
ATTINY4-TSHR
Microchip Technology

-
ATTINY10-TSHR
Microchip Technology

-
ATTINY10-TS8R
Microchip Technology

-
ATTINY202-SSNR
Microchip Technology

-
ATTINY202-SSFR
Microchip Technology

-
ATTINY402-SSNR
Microchip Technology

-
PIC16F15213T-I/MF
Microchip Technology

-
PIC16F15213-E/MF
Microchip Technology

-
PIC10F200T-I/OT
Microchip Technology

-
ATTINY412-SSNR
Microchip Technology

-
PIC10F202T-I/OT
Microchip Technology

-
ATTINY404-SSNR
Microchip Technology
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

