Texas Instruments TMS5703137CGWTQEP
- Part No.:
- TMS5703137CGWTQEP
- Manufacturer:
- Texas Instruments
- Category:
- Microcontrollers
- Package:
- 337-LFBGA
- Datasheet:
-
TMS5703137CGWTQEP.pdf
- Description:
- IC MCU 16/32B 3MB FLASH 337NFBGA
- Quantity:
- Payment:

- Shipping:

Inventory:1,088
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
TMS5703137CGWTQEP from Texas Instruments is a radiation-tolerant, dual-lockstep ARM Cortex-R4F safety microcontroller for automotive and aerospace applications, featuring 3 MB flash with ECC, 256 KB RAM with ECC, 180-MHz operation, dual 12-bit MibADCs (24+16 channels), and triple DCAN controllers compliant with CAN 2.0B up to 1 Mbps.
For engineers reviewing the TMS5703137CGWTQEP datasheet, TMS5703137CGWTQEP pinout, TMS5703137CGWTQEP application, or TMS5703137CGWTQEP equivalent, this page delivers verified functional architecture, safety-critical peripheral mapping, real-time control timing specs, and qualified drop-in alternatives for brake systems, EV inverters, and avionics platforms requiring ASIL-D compliance and extended temperature support (–40°C to 125°C).
Technical Context
The TMS5703137CGWTQEP implements dual ARM Cortex-R4F CPUs in lockstep with Built-In Self-Test (BIST), ECC on flash and RAM, parity protection on peripheral memories, and loopback I/O validation - all meeting ISO 26262 ASIL-D and DO-254/DO-178C requirements. Its safety architecture includes Error Signaling Module (ESM) with dedicated nERROR output and voltage/clock monitoring.
Real-time control is enabled by two N2HET coprocessors (32+18 programmable channels), FMPLL with slip detection, and 16-channel GPIO with interrupt capability. Communication is supported via three DCANs, one LIN, one SCI, one I²C, five MibSPIs, and 10/100-Mbps EMAC with MII/RMII/MDIO - all operating at 3.3-V I/O with robust ESD ratings (±2kV HBM).
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| CPU Core | ARM Cortex-R4F dual-core lockstep, 1.66 DMIPS/MHz, up to 298 DMIPS @ 180 MHz - enables deterministic execution for safety-critical firmware. |
| Memory | 3 MB program flash with ECC + 256 KB RAM with ECC + 64 KB emulated EEPROM with ECC - ensures data integrity across power cycles and radiation events. |
| ADC | Dual 12-bit MibADCs: ADC1 with 24 channels, ADC2 with 16 shared channels, 64-word parity-protected buffer each - supports synchronized sampling for motor current/voltage sensing. |
| Timers | N2HET1 (32 channels) and N2HET2 (18 channels) with hardware angle generator and HTU DMA transfer units - delivers precise PWM generation and capture for inverter gate control. |
| Communication | Three DCAN controllers (CAN 2.0B, up to 1 Mbps), 10/100-Mbps EMAC, FlexRay dual-channel, LIN 2.1, I²C (100/400 kbps), five MibSPIs - meets redundancy and bandwidth needs in distributed vehicle networks. |
| Safety Features | ECC on flash/RAM, parity on peripheral RAMs, CPU/RAM BIST, ESM with nERROR pin, voltage/clock monitors, parameter overlay module (POM) - satisfies ASIL-D fault coverage targets without external safety monitors. |
| Operating Range | –40°C to 125°C ambient, 1.2 V core / 3.3 V I/O / 3.0–5.25 V ADC supply - validated for under-hood and avionics environments per TI's controlled baseline and extended lifecycle program. |
Pinout & Package
337-ball NFBGA (GWT package, SnPb finish), 15 × 15 mm, 0.8-mm pitch, RoHS-compliant footprint with thermal pad. Ball map supports full signal access including EMIF, dual N2HET banks, MibADC reference inputs (ADREFHI/ADREFLO), and dedicated safety pins (nERROR, nPORRST).
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| nERROR | Error signaling output | Active-low open-drain fault indicator tied to external watchdog or system supervisor - asserts on ESM-detected critical errors (e.g., ECC double-bit fault, clock failure). |
| nPORRST | Power-on reset input | Asynchronous reset asserted low during power ramp; disables all I/O buffers until release - ensures known state before boot ROM execution. |
| VCCAD / VSSAD | ADC analog supply / ground | Independent 3.0–5.25 V domain with dedicated power/ground balls (W15/V19) - isolates noise-sensitive ADC conversion from digital switching. |
| ADREFHI / ADREFLO | ADC reference inputs | High-precision external reference terminals (V15/V16) enabling ratiometric measurement accuracy ±0.5% over temperature. |
| N2HET1[0]–N2HET1[31] | N2HET1 channel I/O | 32 configurable pins supporting PWM output, edge capture, or GPIO - each with programmable glitch filter (min pulse width 10 ns) for noisy industrial environments. |
| DCAN1_RX / DCAN1_TX | CAN bus interface | Differential pair (J10/K10) supporting 1 Mbps CAN FD-ready physical layer - requires external transceiver but integrates protocol engine and 64-mailbox FIFO with parity. |
Key Features
| Feature | Design Value |
|---|---|
| Dual-lockstep Cortex-R4F with BIST | Hardware-enforced instruction-level redundancy detects transient faults in <1 µs - eliminates need for software-based voting logic in ASIL-D designs. |
| Flash/RAM ECC + peripheral parity | Single-bit error correction and double-bit error detection across all memory domains - prevents silent data corruption in long-life deployments (100k+ power-on hours). |
| Parameter Overlay Module (POM) | Runtime rerouting of flash accesses to RAM or EMIF - enables field calibration of motor control parameters without reflash or processor halt. |
| RAM Trace Port (RTP) + ETM-R4 | Non-intrusive instruction/data trace with <2% CPU overhead - supports ISO 26262 tool qualification for runtime verification and fault injection testing. |
| FlexRay dual-channel controller | Two independent FlexRay channels with 8 KB message RAM (parity-protected) - meets AUTOSAR-compliant time-triggered communication for x-by-wire systems. |
| EMAC with MII/RMII/MDIO | IEEE 802.3-compliant Ethernet MAC supporting 10/100 Mbps full-duplex - enables OTA updates and diagnostic telemetry in connected vehicle ECUs. |
Applications
| Braking Systems | Electric Power Steering |
|---|---|
Use Scenario: ABS and electronic stability control modules requiring fail-operational behavior under single-point faults. IC Role / Device Role / Timing Role: Primary safety controller executing torque vectoring algorithms with sub-100 µs loop closure via N2HET-driven PWM and MibADC-sampled wheel speed. Use Value: Dual-lockstep CPU + ECC memory + ESM nERROR output enable ASIL-D compliance without external safety monitor ICs. |
Use Scenario: High-bandwidth motor position and current feedback in column-assist EPS systems. IC Role / Device Role / Timing Role: Real-time motor control unit synchronizing FOC calculations, 3-phase PWM generation (N2HET), and dual ADC sampling (MibADC1/2) at 20 kHz. Use Value: Hardware angle generator in N2HET + 12-bit ADC with 64-word buffer enables precise rotor position estimation with <1° electrical error. |
| HEV/EV Inverter Control | Aerospace Avionics |
Use Scenario: Traction inverter gate driver control with isolation, current sensing, and thermal monitoring. IC Role / Device Role / Timing Role: Safety-certified MCU managing IGBT/SiC gate timing, DC-link voltage/current ADC reads, and fault response via DCAN/FlexRay. Use Value: Triple DCAN + FlexRay dual-channel + EMAC provide redundant comms paths meeting DO-160E lightning strike and MIL-STD-461F EMI requirements. |
Use Scenario: Flight control computer subsystems requiring radiation tolerance and extended temperature operation (–55°C to 125°C variants available). IC Role / Device Role / Timing Role: Deterministic real-time controller executing fly-by-wire actuator commands with <50 µs jitter bound using RTI timer and VIM interrupt prioritization. Use Value: Controlled baseline manufacturing, extended product lifecycle, and –55°C to 125°C QEP variant (TMS5703137CGWTMEP) ensure supply continuity for 20+ year airframe programs. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar safety microcontroller applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| SPC574K72E5 | Power Architecture e200z7 dual-core lockstep, 2 MB flash, 384 KB RAM, no EMAC or FlexRay - supports ASIL-D but lacks Ethernet/FlexRay. | Preferred for cost-sensitive automotive body control where Ethernet/FlexRay not required; lower DMIPS (240 vs 298) limits complex FOC. | Select when legacy Power Architecture toolchain is mandated or FlexRay/EMAC are unnecessary - verify CAN FD support differs (SPC574K72E5 supports FD, TMS5703137CGWTQEP does not). |
| TC297TP128F200NACXUMA1 | TriCore AURIX TC2xx family, 200 MHz, 4 MB flash, 512 KB RAM, 6x CAN FD, no EMAC - includes HSM security module absent in TMS570. | Better suited for secure gateway applications requiring TLS/SSL offload; lacks N2HET's deterministic PWM timing granularity. | Choose for ISO/SAE 21434-compliant secure telematics or when CAN FD > 1 Mbps is mandatory - note different safety compiler certification paths. |
Compared with SPC574K72E5 and TC297TP128F200NACXUMA1, the TMS5703137CGWTQEP uniquely combines ARM Cortex-R4F ecosystem compatibility, integrated EMAC, FlexRay dual-channel, and radiation-hardened process - making it optimal for high-integrity aerospace and next-gen EV inverter control where Ethernet diagnostics and time-triggered networking coexist.
Availability
TMS5703137CGWTQEP is available at Aetrix Electronics and suitable for braking systems, electric power steering, and HEV/EV inverter control requiring stable component supply across extended temperature ranges and long production lifecycles.
Supply support for TMS5703137CGWTQEP includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Texas Instruments is a global semiconductor leader specializing in analog, embedded processing, and connectivity solutions, with decades of experience in automotive, industrial, and aerospace markets.
The TMS570LS3137-EP product line was designed specifically for safety-critical real-time control applications demanding ASIL-D/DO-254 compliance, extended temperature operation, and integrated hardware safety mechanisms - targeting brake-by-wire, steer-by-wire, and flight control systems.
FAQ
What safety certifications apply to the TMS5703137CGWTQEP?
The TMS5703137CGWTQEP is qualified to ISO 26262 ASIL-D at the device level and supports DO-254/DO-178C certification for aerospace use. Its dual-lockstep CPU, ECC memory, BIST logic, and ESM with nERROR output are architected to meet FMEDA-derived fault coverage targets. TI provides certified safety manuals, FMEDA reports, and hardware abstraction layer (HAL) drivers to accelerate functional safety integration in TMS5703137CGWTQEP-based systems.
Does the TMS5703137CGWTQEP support CAN FD?
No, the TMS5703137CGWTQEP features three DCAN controllers compliant only with CAN 2.0A/B protocols up to 1 Mbps. It does not implement CAN FD data-rate acceleration or extended data length. For CAN FD requirements, consider alternatives like the TC297TP128F200NACXUMA1 or SPC574K72E5 - both explicitly support CAN FD while maintaining ASIL-D capability. The TMS5703137CGWTQEP remains optimal where legacy CAN 2.0B suffices and FlexRay/EMAC are prioritized.
What is the role of the Parameter Overlay Module (POM) in the TMS5703137CGWTQEP?
The Parameter Overlay Module (POM) in the TMS5703137CGWTQEP enables dynamic remapping of flash memory accesses to internal RAM or external EMIF addresses during runtime. This allows field calibration of motor control tables or sensor compensation parameters without halting the CPU or reflashing firmware - critical for zero-downtime updates in TMS5703137CGWTQEP-based EV inverters and aerospace actuators.
How does the N2HET module enhance real-time performance in the TMS5703137CGWTQEP?
The N2HET (Next Generation High-End Timer) in the TMS5703137CGWTQEP is a dedicated coprocessor with 32 (N2HET1) + 18 (N2HET2) programmable channels, each supporting PWM generation, edge capture, or GPIO with sub-10 ns timing resolution. Its hardware angle generator and HTU DMA interface offload timing-critical tasks from the Cortex-R4F CPU - ensuring deterministic <1 µs jitter for TMS5703137CGWTQEP-based motor control loops.
Is external memory required to use the EMAC interface on the TMS5703137CGWTQEP?
No, the TMS5703137CGWTQEP's EMAC operates independently using its integrated 8 KB message RAM with parity protection - no external SDRAM or SRAM is needed for basic 10/100-Mbps Ethernet packet buffering. External memory via EMIF is optional for large frame buffers or TCP/IP stack offload. The TMS5703137CGWTQEP supports MII, RMII, and MDIO interfaces directly, requiring only a standard PHY chip (e.g., DP83848) for physical layer connectivity.
TMS5703137CGWTQEP Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Texas Instruments
- Package/Case:
- 337-LFBGA
- Series:
- Hercules™ TMS570 ARM® Cortex®-R
- Packaging:
- Tray
- Product Status:
- Active
- Programmable:
- Not Verified
- Core Processor:
- ARM® Cortex®-R4F
- Core Size:
- 16/32-Bit
- Speed:
- 180MHz
- Connectivity:
- CANbus, EBI/EMI, Ethernet, FlexRay, I2C, LINbus, MibSPI, SCI, SPI, UART/USART
- Peripherals:
- DMA, POR, PWM, WDT
- Number of I/O:
- 120
- Program Memory Size:
- 3MB (3M x 8)
- Program Memory Type:
- FLASH
- EEPROM Size:
- -
- RAM Size:
- 256K x 8
- Voltage - Supply (Vcc/Vdd):
- 1.14V ~ 1.32V
- Data Converters:
- A/D 16x12b, 24x12b
- Oscillator Type:
- External
- Operating Temperature:
- -40°C ~ 125°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
TMS5703137CGWTQEP FAQ
1.How can I place an order for TMS5703137CGWTQEP through Aetrix?
Please submit a Request for Quotation (RFQ) for TMS5703137CGWTQEP on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for TMS5703137CGWTQEP reliable?
The price and inventory of TMS5703137CGWTQEP are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for TMS5703137CGWTQEP is usually 5 days.
3.What payment methods are accepted for TMS5703137CGWTQEP?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for TMS5703137CGWTQEP transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for TMS5703137CGWTQEP?
TMS5703137CGWTQEP orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your TMS5703137CGWTQEP order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for TMS5703137CGWTQEP?
For technical support, including TMS5703137CGWTQEP datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your TMS5703137CGWTQEP requirements.
6.How does Aetrix verify that TMS5703137CGWTQEP is sourced from the original manufacturer or authorized distributors?
All TMS5703137CGWTQEP products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that TMS5703137CGWTQEP meets industry standards.
7.What is the process for return or replacement of TMS5703137CGWTQEP?
All TMS5703137CGWTQEP units undergo pre-shipment inspection (PSI). If there is an issue with TMS5703137CGWTQEP, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The TMS5703137CGWTQEP part is unused and in its original packaging.
Return procedure for TMS5703137CGWTQEP:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
TMS5703137CGWTQEP Tags

-
ATTINY4-TSHR
Microchip Technology

-
ATTINY10-TSHR
Microchip Technology

-
ATTINY10-TS8R
Microchip Technology

-
ATTINY202-SSNR
Microchip Technology

-
ATTINY202-SSFR
Microchip Technology

-
ATTINY402-SSNR
Microchip Technology

-
PIC16F15213T-I/MF
Microchip Technology

-
PIC16F15213-E/MF
Microchip Technology

-
PIC10F200T-I/OT
Microchip Technology

-
ATTINY412-SSNR
Microchip Technology

-
PIC10F202T-I/OT
Microchip Technology

-
ATTINY404-SSNR
Microchip Technology
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

