Texas Instruments TMS5703137CPGEQQ1
- Part No.:
- TMS5703137CPGEQQ1
- Manufacturer:
- Texas Instruments
- Category:
- Microcontrollers
- Package:
- 144-LQFP
- Datasheet:
-
TMS5703137CPGEQQ1.pdf
- Description:
- IC MCU 16/32BIT 3MB FLSH 144LQFP
- Quantity:
- Payment:

- Shipping:

Inventory:4,981
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
TMS5703137CPGEQQ1 from Texas Instruments is an automotive-grade 32-bit RISC flash microcontroller with dual lockstep ARM Cortex-R4F CPUs, 3 MB ECC-protected flash, 256 KB ECC-protected RAM, and integrated safety features including BIST, voltage/clock monitoring, and error signaling. It delivers 298 DMIPS at 180 MHz and targets ASIL-D functional safety applications such as electric power steering and braking systems.
For engineers reviewing the TMS5703137CPGEQQ1 datasheet, TMS5703137CPGEQQ1 pinout, TMS5703137CPGEQQ1 application, or TMS5703137CPGEQQ1 equivalent, key selection criteria include dual-CPU lockstep architecture, 3 MB flash with ECC, 180 MHz operation, 3 CAN controllers, FlexRay, Ethernet MAC, and 144-pin LQFP (PGE) packaging for automotive control unit designs.
Technical Context
The TMS5703137CPGEQQ1 implements a safety-critical dual-core lockstep execution model where both Cortex-R4F CPUs execute identical instructions and compare results in real time. Its memory subsystem includes ECC on 3 MB flash and 256 KB RAM, parity on peripheral memories, and built-in self-test (BIST) for CPU and SRAM.
Peripherals are safety-enhanced: three DCAN controllers compliant with CAN 2.0B (up to 1 Mbps), dual N2HET modules (32 + 18 channels) with dedicated HTUs and MPUs, two 12-bit MibADCs (24 total channels), and IEEE 802.3-compliant EMAC supporting MII/RMII/MDIO-all operating under a unified clock domain managed by the Global Clock Module with FMPLL and non-modulating FlexRay PLL.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| CPU Core | ARM Cortex-R4F dual-core in lockstep, 1.66 DMIPS/MHz, up to 180 MHz (298 DMIPS) |
| Flash Memory | 3 MB with single-bit error correction and double-bit error detection (ECC) |
| RAM | 256 KB on-chip SRAM with ECC, plus 64 KB flash-emulated EEPROM with ECC |
| ADC | Two 12-bit multibuffered ADCs: ADC1 with 24 channels, ADC2 with 16 shared channels |
| Communication | Three DCAN (CAN 2.0B), FlexRay (dual-channel), EMAC (10/100 Mbps), I²C, SCI/LIN, three MibSPI, two SPI |
| Safety Features | Dual-CPU lockstep, CPU/RAM BIST, voltage/clock monitoring, ESM with ERROR pin, parity on peripheral RAMs |
| Package | 144-pin LQFP (PGE), 20.0 mm × 20.0 mm, green RoHS-compliant |
Pinout & Package
The TMS5703137CPGEQQ1 is housed in a 144-pin LQFP (PGE) package with exposed thermal pad, optimized for automotive PCB layouts requiring thermal reliability and mechanical robustness. Pin functions follow TI's standardized PGE pinout for the TMS570LS3137 family.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| nRST | Reset Input | Active-low asynchronous reset; initiates full device reset sequence including BIST and memory initialization |
| nERROR | Error Output | Open-drain fault indicator driven by Error Signaling Module (ESM); asserts on uncorrectable errors or safety violations |
| VCCAD / VSSAD | ADC Power Supply | Separate 3.0–5.25 V analog supply domain with dedicated ground; enables high-precision ADC operation independent of digital noise |
| GIOA[7:0] | General-Purpose I/O | Eight configurable GPIO pins with interrupt capability; multiplexed with peripheral functions including N2HET and MibSPI |
| MIBSPI1_nCS[5:0] | Chip Select Outputs | Six independent chip select signals for MibSPI1; support daisy-chained or parallel peripheral interfacing with hardware timing control |
| EMAC_MII_RXD[3:0] | Ethernet Data Input | 4-bit MII receive data bus; interfaces directly to external PHY without glue logic in 10/100 Mbps mode |
Key Features
| Feature | Design Value |
|---|---|
| Dual Lockstep Cortex-R4F CPUs | Hardware-enforced instruction-level redundancy ensures real-time fault detection for ASIL-D compliance |
| 3 MB Flash with ECC | Enables storage of large safety-certified firmware images while maintaining data integrity over automotive lifetime (15+ years) |
| N2HET Timing Coprocessors | Two independent high-end timers (32 + 18 channels) offload precise PWM, capture, and actuator timing from main CPU |
| FlexRay Dual-Channel Controller | Supports deterministic 10 Mbps per channel communication for x-by-wire and active safety systems |
| EMAC with MII/RMII/MDIO | Enables seamless integration into vehicle Ethernet backbones without external PHY interface logic |
| Integrated Safety Monitoring | Voltage, clock, and memory BIST subsystems continuously validate operation and trigger ESM response within microseconds |
Applications
| Braking Systems | Electric Power Steering (EPS) |
|---|---|
Use Scenario: Real-time control of hydraulic pressure modulation in ABS and ESC modules during emergency maneuvers. IC Role / Device Role / Timing Role: Primary safety controller executing ISO 26262 ASIL-D software with lockstep CPU validation and ECC memory protection. Use Value: Sub-microsecond error detection via dual-CPU comparison and ESM-driven nERROR assertion prevents unsafe actuation. | Use Scenario: Closed-loop torque control of brushless motor in column-assist EPS units under varying road loads and temperatures. IC Role / Device Role / Timing Role: Real-time motor control hub integrating N2HET for PWM generation, MibADC for current sensing, and DCAN for vehicle network feedback. Use Value: 12-bit ADC with 64-word parity-protected buffers enables synchronized sampling of 3-phase currents at 100 kHz+ rates. |
| Battery Management Systems | Railway Communications |
Use Scenario: Cell voltage monitoring, thermal management, and SOC/SOH estimation in high-voltage traction battery packs for EVs. IC Role / Device Role / Timing Role: Central BMS controller interfacing with isolated ADCs, CAN bus, and safety isolation barriers. Use Value: Three DCAN controllers allow redundant communication paths to pack monitors, chargers, and vehicle gateway-meeting SIL-3 requirements. | Use Scenario: Onboard train control unit managing ETCS Level 2 radio communication, brake interface, and ATP logic in harsh EMI environments. IC Role / Device Role / Timing Role: Safety-certified host processor running CENELEC EN 50128-compliant firmware with FlexRay for inter-carriage synchronization. Use Value: FlexRay dual-channel controller provides deterministic 10 Mbps time-triggered messaging with built-in FTU for autonomous message buffering and transmission. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar safety microcontroller applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| TMS570LS3137ZWT | Same core, peripherals, and safety architecture but in 337-ball NFBGA (16 mm × 16 mm); higher pin count supports more GPIO and EMIF signals | Preferred for space-constrained modules needing external SDRAM or FPGA interfacing via 16-bit EMIF | Select ZWT when board layout requires higher I/O density or external memory expansion beyond LQFP routing capability |
| SPC574S40E1 | 32-bit Power Architecture e200z4 core (not ARM), 2 MB flash, 384 KB RAM, dual-lockstep, ASIL-D certified; no Ethernet or FlexRay | Targeted at engine control and transmission ECU where CAN/LIN dominance outweighs need for Ethernet/FlexRay | Choose SPC574S40E1 for legacy Power Architecture ecosystems or cost-sensitive ASIL-D applications without Ethernet/FlexRay requirements |
Compared with TMS5703137CPGEQQ1, the ZWT variant offers greater I/O and memory expansion flexibility in smaller footprint, while the SPC574S40E1 provides alternative architecture and certification path-but lacks Ethernet MAC and FlexRay, limiting suitability for next-gen ADAS or zonal architecture designs.
Availability
TMS5703137CPGEQQ1 is available at Aetrix Electronics and suitable for electric power steering, braking systems, and battery management systems requiring stable component supply across extended automotive production lifecycles.
Supply support for TMS5703137CPGEQQ1 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Texas Instruments is a global semiconductor leader specializing in analog, embedded processing, and connectivity technologies with deep expertise in automotive safety ICs.
The TMS570 Hercules™ family was designed specifically for ASIL-D and SIL-3 safety-critical applications, combining lockstep processing, memory ECC, and diagnostic accelerators to reduce functional safety certification effort.
FAQ
What safety certifications does the TMS5703137CPGEQQ1 support?
The TMS5703137CPGEQQ1 is qualified for automotive applications per AEC-Q100 Grade 1 and supports ISO 26262 ASIL-D development workflows. Its dual lockstep CPUs, ECC memory, BIST logic, and ESM module provide the hardware foundation required for ASIL-D decomposition. TI supplies safety manuals, FMEDA reports, and diagnostic software libraries to accelerate certification of end-systems using the TMS5703137CPGEQQ1.
Does the TMS5703137CPGEQQ1 include an Ethernet MAC, and what interfaces does it support?
Yes, the TMS5703137CPGEQQ1 integrates a fully featured 10/100 Mbps Ethernet Media Access Controller (EMAC) compliant with IEEE 802.3. It supports MII, RMII, and MDIO interfaces, enabling direct connection to standard Ethernet PHYs without external glue logic. The EMAC includes DMA access, descriptor-based packet handling, and checksum offload-making it suitable for vehicle networking and OTA update gateways.
How many CAN controllers are integrated into the TMS5703137CPGEQQ1, and what protocol versions do they support?
The TMS5703137CPGEQQ1 integrates three DCAN controllers, each compliant with the CAN 2.0B protocol specification. They support bit rates up to 1 Mbps, message filtering, FIFO buffering, and automatic retransmission. All three DCAN modules are accessible on the PGE package and can operate simultaneously-enabling redundant CAN buses or multi-domain communication (e.g., powertrain, chassis, body) within a single TMS5703137CPGEQQ1-based ECU.
What is the role of the N2HET modules in the TMS5703137CPGEQQ1, and how many channels do they provide?
The TMS5703137CPGEQQ1 includes two Next Generation High-End Timer (N2HET) modules: N2HET1 with 32 programmable channels and N2HET2 with 18 channels. These coprocessors execute timing-critical tasks-including PWM generation, input capture, output compare, and GPIO control-offloading the main CPU. Each N2HET has dedicated HTU and MPU, enabling safe, deterministic real-time actuator control essential for EPS, braking, and valve timing applications.
Is external memory supported by the TMS5703137CPGEQQ1, and if so, what types?
No, the TMS5703137CPGEQQ1 does not support external memory. Unlike the ZWT variant (TMS570LS3137ZWT), the PGE package omits the External Memory Interface (EMIF) signals. The TMS5703137CPGEQQ1 relies entirely on its integrated 3 MB flash and 256 KB RAM. This simplifies PCB design and improves reliability for space-constrained automotive modules where external memory expansion is unnecessary.
TMS5703137CPGEQQ1 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Texas Instruments
- Package/Case:
- 144-LQFP
- Series:
- Hercules™ TMS570 ARM® Cortex®-R
- Packaging:
- Tray
- Product Status:
- Obsolete
- Programmable:
- Not Verified
- Core Processor:
- ARM® Cortex®-R4F
- Core Size:
- 16/32-Bit
- Speed:
- 160MHz
- Connectivity:
- CANbus, EBI/EMI, Ethernet, FlexRay, I2C, LINbus, MibSPI, SCI, SPI, UART/USART
- Peripherals:
- DMA, POR, PWM, WDT
- Number of I/O:
- 58
- Program Memory Size:
- 3MB (3M x 8)
- Program Memory Type:
- FLASH
- EEPROM Size:
- 64K x 8
- RAM Size:
- 256K x 8
- Voltage - Supply (Vcc/Vdd):
- 1.14V ~ 3.6V
- Data Converters:
- A/D 24x12b
- Oscillator Type:
- External
- Operating Temperature:
- -40°C ~ 125°C (TA)
- Grade:
- Automotive
- Qualification:
- AEC-Q100
- Mounting Type:
- Surface Mount
- Supplier Device Package:
TMS5703137CPGEQQ1 FAQ
1.How can I place an order for TMS5703137CPGEQQ1 through Aetrix?
Please submit a Request for Quotation (RFQ) for TMS5703137CPGEQQ1 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for TMS5703137CPGEQQ1 reliable?
The price and inventory of TMS5703137CPGEQQ1 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for TMS5703137CPGEQQ1 is usually 5 days.
3.What payment methods are accepted for TMS5703137CPGEQQ1?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for TMS5703137CPGEQQ1 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for TMS5703137CPGEQQ1?
TMS5703137CPGEQQ1 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your TMS5703137CPGEQQ1 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for TMS5703137CPGEQQ1?
For technical support, including TMS5703137CPGEQQ1 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your TMS5703137CPGEQQ1 requirements.
6.How does Aetrix verify that TMS5703137CPGEQQ1 is sourced from the original manufacturer or authorized distributors?
All TMS5703137CPGEQQ1 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that TMS5703137CPGEQQ1 meets industry standards.
7.What is the process for return or replacement of TMS5703137CPGEQQ1?
All TMS5703137CPGEQQ1 units undergo pre-shipment inspection (PSI). If there is an issue with TMS5703137CPGEQQ1, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The TMS5703137CPGEQQ1 part is unused and in its original packaging.
Return procedure for TMS5703137CPGEQQ1:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
TMS5703137CPGEQQ1 Tags

-
ATTINY4-TSHR
Microchip Technology

-
ATTINY10-TSHR
Microchip Technology

-
ATTINY10-TS8R
Microchip Technology

-
ATTINY202-SSNR
Microchip Technology

-
ATTINY202-SSFR
Microchip Technology

-
ATTINY402-SSNR
Microchip Technology

-
PIC16F15213T-I/MF
Microchip Technology

-
PIC16F15213-E/MF
Microchip Technology

-
PIC10F200T-I/OT
Microchip Technology

-
ATTINY412-SSNR
Microchip Technology

-
PIC10F202T-I/OT
Microchip Technology

-
ATTINY404-SSNR
Microchip Technology
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

