Texas Instruments TPL0202-10MRTER
- Part No.:
- TPL0202-10MRTER
- Manufacturer:
- Texas Instruments
- Category:
- Digital Potentiometers
- Package:
- 16-WFQFN Exposed Pad
- Datasheet:
-
TPL0202-10MRTER.pdf
- Description:
- IC DGT POT 10KOHM 256TAP 16WQFN
- Quantity:
- Payment:

- Shipping:

Inventory:7,300
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
TPL0202-10MRTER from Texas Instruments is a dual-channel, 256-tap digital potentiometer with non-volatile EEPROM storage, 10-kΩ end-to-end resistance, ±1 LSB INL, and SPI serial interface. It operates from 2.7 V to 5.5 V across –40°C to +105°C and serves as a precision replacement for mechanical potentiometers in calibration and trimming circuits.
For engineers reviewing the TPL0202-10MRTER datasheet, TPL0202-10MRTER pinout, TPL0202-10MRTER application, or TPL0202-10MRTER equivalent, key selection criteria include wiper position retention on power-up, channel-to-channel matching (±2 LSB), ratiometric temperature coefficient (12 ppm/°C), and fast power-up response (<100 µs).
Technical Context
The TPL0202-10MRTER integrates two independent linear-taper digital potentiometers, each configurable as either a three-terminal voltage divider or two-terminal rheostat. Its SPI interface supports up to 5 MHz clock frequency with defined setup/hold timing (tDS = 50 ns, tCSH = 0 ns) and active-low chip select.
Non-volatile memory stores wiper positions with 10,000 write cycles at 25°C and 20-year data retention at 105°C. Wiper registers load automatically at power-on when VDD exceeds 2 V, completing recall within 35–100 µs.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| End-to-end resistance | 10 kΩ ±20% - defines full-scale resistance range between H and L terminals |
| Wiper resolution | 256 positions (8-bit) - enables 0.39% step resolution in voltage-divider mode |
| INL / DNL | ±1 LSB / ±0.5 LSB - ensures monotonicity and accurate analog output scaling |
| Ratiometric tempco | 12 ppm/°C - maintains stable voltage division ratio over temperature |
| SPI max clock | 5 MHz - supports high-speed register updates without timing violation |
| Power-up response | 35–100 µs - guarantees rapid, deterministic wiper initialization after VDD rise |
| Operating voltage | 2.7 V to 5.5 V - compatible with both 3.3 V and 5 V logic/system rails |
Pinout & Package
Package: 16-pin WQFN (3.00 mm × 3.00 mm) with exposed thermal pad (EP), RoHS-compliant and moisture-sensitive level 2a.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VDD | Power supply input | Single 2.7–5.5 V rail powering internal logic and resistor array |
| GND | Ground reference | Common return path for analog and digital circuitry |
| SCLK | SPI clock input | Edge-triggered master clock (max 5 MHz); synchronous register access |
| DIN | SPI data input | Serial command/data stream (MSB-first, 16-bit frames) |
| CS | SPI chip select | Active-low enable; initiates SPI transaction on falling edge |
| HA / LA / WA | Pot A high/low/wiper | Three-terminal interface for potentiometer A; supports voltage divider or rheostat use |
| HB / LB / WB | Pot B high/low/wiper | Independent three-terminal interface for potentiometer B; fully isolated from Pot A |
| N.C. (pins 5,6,8,9,16) | No internal connection | May be tied to GND for mechanical stability; no electrical function |
| EP | Exposed thermal pad | Internally connected to GND; improves thermal dissipation and EMI performance |
Key Features
| Feature | Design Value |
|---|---|
| Dual independent 256-tap channels | Enables simultaneous gain/offset adjustment in multi-loop systems without crosstalk |
| Non-volatile wiper storage | EEPROM retains last-set positions across power cycles; factory default = 0x80 (midscale) |
| 12 ppm/°C ratiometric tempco | Maintains precise voltage division ratio across –40°C to +105°C ambient range |
| Fast power-up recall | Wiper settles within 100 µs after VDD crosses 2 V, enabling deterministic startup behavior |
| Low terminal leakage | <1 µA at all terminals - minimizes error in high-impedance sensor or reference circuits |
Applications
| Adjustable Gain Amplifiers | Adjustable Power Supplies |
|---|---|
Use Scenario: Precision instrumentation amplifier with programmable gain via feedback network. IC Role / Device Role / Timing Role: TPL0202-10MRTER acts as digitally controlled feedback resistor in op-amp configuration. Use Value: Enables software-selectable gain steps (e.g., ×1, ×10, ×100) without manual trim or relay switching. | Use Scenario: Programmable DC-DC converter output voltage setting using resistive feedback divider. IC Role / Device Role / Timing Role: TPL0202-10MRTER replaces fixed resistors in the feedback path of a voltage regulator IC. Use Value: Allows dynamic output voltage adjustment (e.g., 1.2 V to 3.3 V) with <0.4% step resolution and no external DAC. |
| Sensor Trimming | Mechanical Potentiometer Replacement |
Use Scenario: Offset and span calibration of bridge-based pressure sensors in industrial transmitters. IC Role / Device Role / Timing Role: TPL0202-10MRTER provides fine-tuning of excitation and offset compensation networks. Use Value: Achieves ±0.1% full-scale calibration accuracy with automated factory test routines and EEPROM storage. | Use Scenario: Front-panel user-adjustable brightness control in medical display units. IC Role / Device Role / Timing Role: TPL0202-10MRTER emulates rotary potentiometer function with I²C/SPI host control. Use Value: Eliminates mechanical wear, improves long-term stability (>10 years), and enables remote firmware updates. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar digital potentiometer applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| AD5204BRUZ10 | Quad-channel, 256-tap, 10 kΩ; I²C interface; no non-volatile memory | Lacks automatic power-up recall; requires host MCU to reinitialize wipers at boot | Choose when board space allows quad integration and system firmware manages state persistence |
| MCP42010-I/P | Dual-channel, 256-tap, 10 kΩ; SPI interface; volatile-only operation | No EEPROM; wiper resets to midscale (0x80) on every power cycle | Select for cost-sensitive designs where deterministic startup (not persistent state) is sufficient |
Compared with AD5204BRUZ10 and MCP42010-I/P, the TPL0202-10MRTER uniquely delivers guaranteed non-volatile wiper recall with sub-100 µs settling-critical for fail-safe analog subsystems requiring known initial conditions without host intervention.
Availability
TPL0202-10MRTER is available at Aetrix Electronics and suitable for precision calibration, sensor signal conditioning, and programmable power supply applications requiring stable component supply, long-term parametric consistency, and automotive-grade temperature operation.
Supply support for TPL0202-10MRTER includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Texas Instruments is a global semiconductor company specializing in analog and embedded processing technologies, with leadership in precision analog, power management, and signal chain solutions.
The TPL0202 product line delivers high-accuracy, non-volatile digital potentiometers for industrial calibration, medical instrumentation, and automotive subsystems where mechanical reliability and deterministic startup are mandatory.
FAQ
What is the end-to-end resistance tolerance of the TPL0202-10MRTER?
The TPL0202-10MRTER has a nominal end-to-end resistance of 10 kΩ with a tolerance of ±20%, specified as 8 kΩ to 12 kΩ under test conditions (VL = VDD/2, IHL = 100 µA, code = 0x80). This tolerance applies to both channels A and B independently and remains stable across the full operating temperature range.
Does the TPL0202-10MRTER support true voltage-divider operation with bipolar signals?
Yes - the TPL0202-10MRTER allows H and L terminals to operate at any voltage between GND and VDD, with no polarity restriction. The wiper (W) terminal tracks proportionally between them, enabling true ratiometric voltage division even when VL > VH, as long as both remain within the 0 V to VDD range.
How many times can the non-volatile memory in the TPL0202-10MRTER be written?
The EEPROM in the TPL0202-10MRTER supports 10,000 write cycles at 25°C and 1,000 cycles at 105°C. Each write operation stores both channel wiper positions simultaneously. Data retention is rated for 20 years at 105°C or 100 years at 85°C, per TI's characterization.
Can both potentiometer channels of the TPL0202-10MRTER operate in different modes simultaneously?
Yes - the TPL0202-10MRTER allows independent configuration: Pot A may operate in voltage-divider mode while Pot B functions as a rheostat, or vice versa. Mode selection is determined by external connections (e.g., floating unused terminal), not internal register settings.
What is the maximum SPI clock frequency supported by the TPL0202-10MRTER?
The TPL0202-10MRTER supports an SPI clock frequency up to 5 MHz across its full operating temperature and voltage range. Timing parameters including tSCH (80 ns min high time) and tSCL (80 ns min low time) are guaranteed per the datasheet's Section 6.7.
TPL0202-10MRTER Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Texas Instruments
- Series:
- -
- Package/Case:
- 16-WFQFN Exposed Pad
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Programmable:
- Not Verified
- Taper:
- Linear
- Configuration:
- Potentiometer
- Number of Circuits:
- 2
- Number of Taps:
- 256
- Resistance (Ohms):
- 10k
- Interface:
- SPI
- Memory Type:
- Non-Volatile
- Voltage - Supply:
- 2.7V ~ 5.5V
- Features:
- -
- Tolerance:
- ±20%
- Temperature Coefficient (Typ):
- 132ppm/°C
- Mounting Type:
- Surface Mount
- Grade:
- -
- Qualification:
- -
- Supplier Device Package:
- 16-WQFN (3x3)
- Operating Temperature:
- -40°C ~ 85°C
- Resistance - Wiper (Ohms) (Typ):
- 25
TPL0202-10MRTER FAQ
1.How can I place an order for TPL0202-10MRTER through Aetrix?
Please submit a Request for Quotation (RFQ) for TPL0202-10MRTER on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for TPL0202-10MRTER reliable?
The price and inventory of TPL0202-10MRTER are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for TPL0202-10MRTER is usually 5 days.
3.What payment methods are accepted for TPL0202-10MRTER?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for TPL0202-10MRTER transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for TPL0202-10MRTER?
TPL0202-10MRTER orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your TPL0202-10MRTER order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for TPL0202-10MRTER?
For technical support, including TPL0202-10MRTER datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your TPL0202-10MRTER requirements.
6.How does Aetrix verify that TPL0202-10MRTER is sourced from the original manufacturer or authorized distributors?
All TPL0202-10MRTER products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that TPL0202-10MRTER meets industry standards.
7.What is the process for return or replacement of TPL0202-10MRTER?
All TPL0202-10MRTER units undergo pre-shipment inspection (PSI). If there is an issue with TPL0202-10MRTER, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The TPL0202-10MRTER part is unused and in its original packaging.
Return procedure for TPL0202-10MRTER:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
TPL0202-10MRTER Tags

-
MCP4018T-103E/LT
Microchip Technology

-
MCP4018T-503E/LT
Microchip Technology

-
MCP4011T-103E/SN
Microchip Technology

-
MCP4018T-104E/LT
Microchip Technology

-
MCP4017T-503E/LT
Microchip Technology

-
MCP4018T-502E/LT
Microchip Technology

-
MCP4017T-103E/LT
Microchip Technology

-
MCP4531T-103E/MF
Microchip Technology

-
MCP4021T-202E/SN
Microchip Technology

-
MCP4023T-103E/CH
Microchip Technology

-
MCP4022T-503E/CH
Microchip Technology

-
MCP4551T-502E/MS
Microchip Technology
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
