Texas Instruments TPL0401B-10DCKR
- Part No.:
- TPL0401B-10DCKR
- Manufacturer:
- Texas Instruments
- Category:
- Digital Potentiometers
- Package:
- 6-TSSOP, SC-88, SOT-363
- Datasheet:
-
TPL0401B-10DCKR.pdf
- Description:
- IC DGTL POT 10KOHM 128TAP SC70-6
- Quantity:
- Payment:

- Shipping:

Inventory:5,759
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
TPL0401B-10DCKR from Texas Instruments is a single-channel, 128-tap digital potentiometer with 10-kΩ end-to-end resistance, I²C interface (7-bit address 0x3E), 2.7–5.5-V supply operation, and –40°C to +125°C temperature range. It functions as a precision voltage divider in low-power DDR3 memory reference circuits, replacing mechanical potentiometers for stable, programmable resistance control.
For engineers reviewing the TPL0401B-10DCKR datasheet, TPL0401B-10DCKR pinout, TPL0401B-10DCKR application, or TPL0401B-10DCKR equivalent, key selection criteria include its fixed GND-connected L terminal, wiper settling time of 0.152 µs, ±20% resistance tolerance, 22 ppm/°C temperature coefficient, and SC70-6 package compatibility with space-constrained embedded systems.
Technical Context
The TPL0401B-10DCKR implements a linear-taper digital potentiometer architecture with an internal L terminal tied to GND-eliminating external grounding and simplifying rheostat or voltage-divider configurations. Its I²C interface supports Standard Mode (100 kHz) and Fast Mode (400 kHz) timing, with dedicated SCL/SDA pins and open-drain SDA output requiring external pull-up.
Wiper position is controlled via an 8-bit WR register (default power-up code 0x40), where decimal value D determines VW = VH × D/128 in voltage-divider mode. Resistance linearity is characterized by ±0.5 LSB INL and ±0.25 LSB DNL, with ratiometric temperature coefficient of 4 ppm/°C at mid-scale.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| End-to-end resistance | 10 kΩ ±20% - defines full-scale analog range and load interaction in gain-setting or bias networks |
| Wiper resolution | 128 positions (7-bit) - enables 0.78% incremental adjustment granularity across the resistance range |
| Supply voltage | 2.7 V to 5.5 V - supports direct integration with 3.3-V and 5-V logic/system rails without level-shifting |
| Temperature coefficient | 22 ppm/°C - ensures <±1.2% resistance drift over –40°C to +125°C operating range |
| I²C address | 0x3E (0111110) - distinct from TPL0401A-10 (0x2E), enabling dual-device bus sharing on same I²C lines |
| Wiper settling time | 0.152 µs - allows rapid reconfiguration in closed-loop calibration or dynamic offset trimming applications |
| Operating temperature | –40°C to +125°C - qualified for under-hood automotive, industrial motor control, and high-reliability embedded use |
Pinout & Package
Package: SC70-6 (2.00 mm × 1.25 mm body), moisture sensitivity level 1, rated for surface-mount reflow assembly.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1 - VDD | Power supply input | Accepts 2.7–5.5 V; powers internal logic and potentiometer array; requires local 0.1-µF bypass capacitor |
| 2 - GND | Ground reference | System ground return; internally connected to L terminal - no external L connection required |
| 3 - SCL | I²C clock input | Active-high synchronous clock; supports 100 kHz / 400 kHz modes; requires external pull-up resistor |
| 4 - SDA | I²C bidirectional data | Open-drain output/input; transmits/receives 8-bit wiper register data and ACK/NACK signals |
| 5 - W | Wiper terminal | Variable tap point; outputs intermediate voltage/resistance between H and GND; max ±2 mA current |
| 6 - H | High terminal | Fixed upper resistance node; must be biased at higher potential than GND (e.g., VDD or reference voltage) |
Key Features
| Feature | Design Value |
|---|---|
| Internal GND-connected L terminal | Eliminates need for external L trace or pad - reduces PCB area and layout complexity in voltage-divider designs |
| Low temperature coefficient (22 ppm/°C) | Minimizes thermal drift in precision sensor calibration and reference-setting applications across wide ambient ranges |
| Fast wiper settling (0.152 µs) | Enables real-time trim updates in feedback loops, such as adaptive power supply margining or dynamic gain control |
| Dedicated I²C address (0x3E) | Allows coexistence with TPL0401A-10 (0x2E) on same bus - supports dual-potentiometer systems without address conflict |
| Wide supply range (2.7–5.5 V) | Permits direct interface with mixed-voltage systems including 3.3-V microcontrollers and 5-V analog front-ends |
Applications
| Adjustable Power Supplies | Offset Trimming in Precision Amplifiers |
|---|---|
Use Scenario: Setting feedback voltage divider ratio in DC-DC converter error amplifiers to adjust output voltage dynamically. IC Role / Device Role / Timing Role: Programmable resistance element controlling VOUT = VREF × (1 + RH/RWL) - wiper position directly scales output regulation setpoint. Use Value: Enables firmware-controlled output voltage tuning without hardware changes; maintains ±0.5 LSB linearity for <±1% setpoint accuracy over temperature. |
Use Scenario: Nulling input offset voltage in instrumentation amplifiers used for strain gauge or thermocouple signal conditioning. IC Role / Device Role / Timing Role: Adjustable series resistance in amplifier's offset-null network - wiper position fine-tunes DC bias cancellation. Use Value: Achieves sub-mV offset correction stability over –40°C to +125°C, leveraging 4 ppm/°C ratiometric TCV in divider mode. |
| Sensor Calibration & Trimming | Low-Power DDR3 Memory Reference |
Use Scenario: Factory-trimming sensor output gain and zero-point during production test using automated I²C programming. IC Role / Device Role / Timing Role: Precision rheostat (H–W configuration) setting excitation current or bridge bias - resistance adjusted via host MCU during calibration sequence. Use Value: Provides repeatable, non-volatile (via external EEPROM storage of wiper code) calibration with <±0.25 LSB DNL ensuring monotonic response. |
Use Scenario: Generating precise VREF for LPDDR3 memory termination and ODT control in mobile/embedded SoC platforms. IC Role / Device Role / Timing Role: Voltage divider (H–W–GND) producing stable 0.6–0.9 V reference from 1.8-V or 3.3-V rail - wiper code sets exact VREF per JEDEC spec. Use Value: Meets LPDDR3 VREF accuracy requirements (±1%) across voltage/temperature, enabled by 22 ppm/°C TCR and 128-step resolution. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar digital potentiometer applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| MCP4017T-103I/OT | Single-channel, 128-tap, 10-kΩ, I²C interface (0x2C), SC70-6 package, but lacks internal GND tie - requires external L connection | Requires additional PCB trace and layout effort for L terminal; lower ESD rating (2 kV HBM vs. 2.5 kV) | Choose when legacy design uses MCP40xx family or when external L routing is already implemented |
| AD5170BRJZ-10-R7 | Single-channel, 128-tap, 10-kΩ, I²C interface (0x2C/0x2D), SOT-23-6 package, ±8% resistance tolerance (tighter than TPL0401B-10DCKR's ±20%), but only rated to +105°C | Higher initial accuracy but narrower temperature range limits use in automotive under-hood or industrial high-temp environments | Prefer for lab equipment or commercial-grade systems prioritizing initial tolerance over extended temperature operation |
Compared with MCP4017T-103I/OT and AD5170BRJZ-10-R7, the TPL0401B-10DCKR uniquely combines internal GND-L connection, +125°C rating, and industry-standard SC70-6 footprint - reducing BOM count and enabling robust operation in thermally demanding applications where external L routing or temperature derating would otherwise compromise reliability.
Availability
TPL0401B-10DCKR is available at Aetrix Electronics and suitable for adjustable power supplies, precision amplifier offset trimming, sensor calibration, and LPDDR3 memory reference circuits requiring stable component supply and long-term manufacturability.
Supply support for TPL0401B-10DCKR includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Texas Instruments is a global semiconductor leader specializing in analog, embedded processing, and connectivity technologies, with decades of expertise in precision analog ICs and power management solutions.
The TPL0401B-10DCKR belongs to TI's digital potentiometer product line, engineered for reliable, software-controllable resistance adjustment in space-constrained, high-temperature applications such as memory subsystems and industrial control interfaces.
FAQ
What is the I²C address of the TPL0401B-10DCKR and how does it differ from the TPL0401A-10DCKR?
The TPL0401B-10DCKR has a fixed 7-bit I²C address of 0x3E (binary 0111110), while the TPL0401A-10DCKR uses 0x2E (binary 0101110). This deliberate address separation allows both devices to share the same I²C bus without conflict - a key feature for systems requiring dual independent potentiometer channels. The TPL0401B-10DCKR address is hardwired and not configurable.
Does the TPL0401B-10DCKR require an external connection to the L terminal?
No. The L terminal of the TPL0401B-10DCKR is internally connected to GND and is not brought out to a pin. Pin 2 (GND) serves as both the device ground reference and the L terminal connection point. This eliminates the need for external wiring or PCB traces to L, simplifying layout and reducing parasitic effects in precision voltage-divider configurations.
What is the default wiper position after power-up for the TPL0401B-10DCKR?
The TPL0401B-10DCKR powers up with the wiper register set to code 0x40 (decimal 64), corresponding to the mid-scale position - 50% of full-scale resistance between W and GND. This default ensures predictable startup behavior in voltage-divider applications, such as setting a nominal VREF before firmware initialization. The value is stored in volatile register memory and must be reloaded after each power cycle unless managed externally.
Can the TPL0401B-10DCKR operate in rheostat mode, and what are the electrical constraints?
Yes, the TPL0401B-10DCKR supports rheostat mode using the H and W terminals (with L internally grounded). In this configuration, resistance varies from ~0 Ω (code 0x00) to 10 kΩ (code 0x7F), with specified RH ≤ 200 Ω and RW ≤ 100 Ω. Maximum wiper current is ±2 mA - exceeding this risks parametric shift or damage. Rheostat-mode linearity is characterized by ±1 LSB INL and ±0.5 LSB DNL per datasheet Section 7.5.
What is the maximum I²C clock frequency supported by the TPL0401B-10DCKR?
The TPL0401B-10DCKR supports I²C Fast Mode up to 400 kHz, in addition to Standard Mode (100 kHz). Timing compliance requires tSCH ≥ 0.6 µs, tSCL ≥ 1.3 µs, and tICR/tICF ≤ 300 ns. Bus capacitance must remain ≤400 pF; typical layout with 10-cm traces and 10-pF pin capacitance meets this requirement. The TPL0401B-10DCKR does not support High-Speed Mode (3.4 MHz).
TPL0401B-10DCKR Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Texas Instruments
- Series:
- -
- Package/Case:
- 6-TSSOP, SC-88, SOT-363
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Programmable:
- Not Verified
- Taper:
- Linear
- Configuration:
- Potentiometer
- Number of Circuits:
- 1
- Number of Taps:
- 128
- Resistance (Ohms):
- 10k
- Interface:
- I2C
- Memory Type:
- Volatile
- Voltage - Supply:
- 2.7V ~ 5.5V
- Features:
- -
- Tolerance:
- ±20%
- Temperature Coefficient (Typ):
- 22ppm/°C
- Mounting Type:
- Surface Mount
- Grade:
- -
- Qualification:
- -
- Supplier Device Package:
- SC-70-6
- Operating Temperature:
- -40°C ~ 125°C
- Resistance - Wiper (Ohms) (Typ):
- 35
TPL0401B-10DCKR FAQ
1.How can I place an order for TPL0401B-10DCKR through Aetrix?
Please submit a Request for Quotation (RFQ) for TPL0401B-10DCKR on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for TPL0401B-10DCKR reliable?
The price and inventory of TPL0401B-10DCKR are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for TPL0401B-10DCKR is usually 5 days.
3.What payment methods are accepted for TPL0401B-10DCKR?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for TPL0401B-10DCKR transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for TPL0401B-10DCKR?
TPL0401B-10DCKR orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your TPL0401B-10DCKR order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for TPL0401B-10DCKR?
For technical support, including TPL0401B-10DCKR datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your TPL0401B-10DCKR requirements.
6.How does Aetrix verify that TPL0401B-10DCKR is sourced from the original manufacturer or authorized distributors?
All TPL0401B-10DCKR products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that TPL0401B-10DCKR meets industry standards.
7.What is the process for return or replacement of TPL0401B-10DCKR?
All TPL0401B-10DCKR units undergo pre-shipment inspection (PSI). If there is an issue with TPL0401B-10DCKR, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The TPL0401B-10DCKR part is unused and in its original packaging.
Return procedure for TPL0401B-10DCKR:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
TPL0401B-10DCKR Tags

-
MCP4018T-103E/LT
Microchip Technology

-
MCP4018T-503E/LT
Microchip Technology

-
MCP4011T-103E/SN
Microchip Technology

-
MCP4018T-104E/LT
Microchip Technology

-
MCP4017T-503E/LT
Microchip Technology

-
MCP4018T-502E/LT
Microchip Technology

-
MCP4017T-103E/LT
Microchip Technology

-
MCP4531T-103E/MF
Microchip Technology

-
MCP4021T-202E/SN
Microchip Technology

-
MCP4023T-103E/CH
Microchip Technology

-
MCP4022T-503E/CH
Microchip Technology

-
MCP4551T-502E/MS
Microchip Technology
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

