Texas Instruments TPS16630PWPR
- Part No.:
- TPS16630PWPR
- Manufacturer:
- Texas Instruments
- Category:
- Current Regulation/Management
- Package:
- 20-PowerTSSOP (0.173", 4.40mm Width)
- Datasheet:
-
TPS16630PWPR.pdf
- Description:
- IC ELECTRONIC FUSE 2% 20HTSSOP
- Quantity:
- Payment:

- Shipping:

Inventory:16,272
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
TPS16630PWPR from Texas Instruments is a 60V, 6A industrial eFuse with integrated 31mΩ hot-swap FET, adjustable current limit (0.6–6A ±7%), and programmable UVLO/OVP cutoff. It delivers precise inrush control via dVdT pin, thermal regulation during capacitive load charging, and PGOOD signaling - deployed in PLC I/O modules, motor drive encoder supplies, and telecom radio power rails.
For engineers reviewing the TPS16630PWPR datasheet, TPS16630PWPR pinout, TPS16630PWPR application, or TPS16630PWPR equivalent, this page provides verified functional context, validated pin roles for the 20-pin HTSSOP package, confirmed protection thresholds, and real-world implementation constraints including thermal regulation timeout (1.25s) and fast-trip response (1µs).
Technical Context
The TPS16630PWPR implements dual-stage overcurrent protection: fast-trip comparator (45A threshold) for sub-µs short-circuit isolation and programmable overload limit (0.6–6A) with ±7% accuracy. Its gate control logic integrates thermal regulation at 145°C (typical), automatically throttling output slew rate to maintain junction temperature within safe limits during large-capacitance power-up.
UVLO and OVP are independently adjustable via resistor dividers on UVLO and OVP pins, each with ±2% threshold accuracy and dedicated fault timing (UVLO turnoff delay: 9–16µs; OVP turnoff delay: 8.5–14µs). Unlike TPS16632/TPS16637, the TPS16630 lacks PLIM functionality and uses OVP cutoff-not clamp-making it suitable for systems requiring full shutdown on overvoltage rather than clamping.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Operating Voltage | 4.5V to 60V input range; absolute max 67V - supports industrial 48V DC systems with margin for transients. |
| RON | 30.44 mΩ typical (25°C), ≤53 mΩ across –40°C to +125°C - enables <1.8W conduction loss at 6A, reducing heatsink requirements. |
| Current Limit Accuracy | ±7% over 0.6–6A range - minimizes overdesign of upstream power supplies while ensuring reliable trip margins. |
| Quiescent Current | 21 µA in shutdown - enables always-on monitoring without battery drain in low-power industrial nodes. |
| Fast-Trip Response | 1 µs detection of >45A short-circuit - isolates faults before PCB trace fusing or connector arcing occurs. |
| Thermal Regulation Setpoint | 145°C typical (136–154°C range) - dynamically controls dV/dt to prevent thermal runaway during hot-plug into 1000µF+ loads. |
| PGOOD Delay | 8–13 ms deglitched assertion - ensures stable output before enabling downstream DC/DC converters. |
Pinout & Package
TPS16630PWPR is housed in a 20-pin HTSSOP package (6.50mm × 4.40mm) with exposed PowerPAD™ thermally connected to GND. Pin 1 is top-left corner (marking dot adjacent), and PowerPAD™ must be soldered to a thermal pad for junction-to-board RθJB = 10°C/W.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| IN (Pins 1, 2, 4, 5) | Power input | Connects to DRAIN of internal 60V FET; multiple pins reduce IR drop and improve thermal spreading. |
| P_IN (Pin 6) | Device supply rail | Must be tied directly to IN; powers internal bias circuitry and gate driver - not a separate supply. |
| OUT (Pins 17, 18) | Protected output | SOURCE of internal FET; dual pins handle 6A continuous with low inductance path to load. |
| SHDN (Pin 13) | Enable/disable control | Pull low to enter 21µA shutdown; rising edge above 2V resets latched faults - enables MCU-controlled power sequencing. |
| ILIM (Pin 11) | Overload threshold set | Resistor to GND sets current limit (3kΩ → 6A; 30kΩ → 0.6A); ±7% accuracy enables precise trip calibration. |
| dVdT (Pin 10) | Output slew rate control | Capacitor to GND sets ramp time (22nF → 8.35ms); floating enables fastest charge (350–700µs) with thermal regulation fallback. |
| UVLO (Pin 7) | Undervoltage lockout input | Resistor divider sets turn-on threshold (1.2V ±2%); falling edge below 1.122V asserts FLT and disables FET. |
| OVP (Pin 8) | Overvoltage protection input | Resistor divider sets cutoff threshold (1.2V ±2%); rising edge above 1.224V disables FET and asserts FLT - no clamp function. |
| PGOOD (Pin 16) | Power status indicator | Active-high open-drain output; goes high only when FET is fully enhanced and VOUT ≥ 90% of VIN. |
| FLT (Pin 15) | Fault event flag | Open-drain active-low signal asserting UVLO, OVP, overcurrent, thermal, or short-circuit faults - debounced per timing specs. |
Key Features
| Feature | Design Value |
|---|---|
| Adjustable UVLO/OVP cutoff | ±2% threshold accuracy enables precise bus supervision without external supervisors - reduces BOM count in PLC backplanes. |
| Thermal regulation loop | Automatically modulates dV/dt during power-up to hold TJ at 145°C (typ), preventing thermal runaway when charging >1000µF loads. |
| Selectable fault response | MODE pin configures latch-off (safe for critical systems) or auto-retry (resilient for transient faults) - no firmware required. |
| Analog current monitor (IMON) | ±6% gain accuracy (27.9 µA/A typical) provides real-time load current feedback for predictive maintenance in motor drives. |
| UL 2367 & IEC 62368-1 certified | Pre-certified safety compliance simplifies end-equipment certification for industrial automation and telecom infrastructure. |
Applications
| PLC I/O Module Protection | Motor Drive Encoder Supply |
|---|---|
|
Use Scenario: Protecting 24V encoder power rail in CNC motor drives against cable shorts and ESD-induced transients. IC Role / Device Role / Timing Role: eFuse providing fast-trip isolation (1µs), adjustable 2A current limit, and PGOOD sequencing for isolated encoder ICs. Use Value: Prevents encoder failure propagation to main drive controller; thermal regulation avoids nuisance trips during rapid encoder startup. |
Use Scenario: Hot-swap power management for modular I/O cards in programmable logic controllers with 48V backplane. IC Role / Device Role / Timing Role: Primary protection device enabling controlled inrush (via dVdT capacitor) and UVLO/OVP supervision of distributed I/O power rails. Use Value: Eliminates voltage sag on shared backplane during card insertion; ±2% thresholds ensure consistent trip behavior across temperature. |
| Industrial Printer Power Distribution | Telecom Radio DC-DC Input Stage |
|
Use Scenario: Securing high-current paper feed and print head supplies in industrial inkjet printers subject to mechanical short circuits. IC Role / Device Role / Timing Role: Adjustable 6A current limit eFuse with latch-off fault response to prevent repeated cycling during jammed feed mechanisms. Use Value: Stops catastrophic damage from sustained shorts; SHDN pin allows printer MCU to reset fault after mechanical clearance. |
Use Scenario: Input protection for 48V-fed RF power amplifiers in small-cell base stations exposed to lightning-induced surges. IC Role / Device Role / Timing Role: First-line defense with 67V absolute max rating, OVP cutoff at 54V, and fast-trip response to protect sensitive GaN PA stages. Use Value: Survives 60V transients without clamping artifacts; PGOOD enables graceful RF stage enable only after stable 48V rail. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar eFuse applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| TPS16632RGER | Includes adjustable output power limiting (PLIM) and fixed 39V overvoltage clamp; same 24-pin VQFN package. | Required for IEC 61010-1 compliance where power-limited outputs are mandated (e.g., lab equipment). | Select TPS16632RGER if system-level safety standards require output power capping - TPS16630PWPR lacks PLIM and uses OVP cutoff only. |
| TPS26631PWPR | Lower 40V max rating, 3.5A current limit, and no thermal regulation; 20-pin HTSSOP package with identical footprint. | Suitable for cost-sensitive 24V systems without large capacitive loads or stringent transient immunity needs. | Choose TPS26631PWPR for simpler 24V applications where 60V rating and thermal regulation are unnecessary - lower BOM cost but reduced robustness. |
Compared with TPS16630PWPR, TPS16632RGER adds PLIM and OVP clamp for safety-critical compliance, while TPS26631PWPR trades voltage/current rating and thermal regulation for lower cost in non-industrial 24V designs - all three share pin-compatible HTSSOP packaging but differ in protection architecture and spec coverage.
Availability
TPS16630PWPR is available at Aetrix Electronics and suitable for factory automation I/O modules, motor drive encoder supplies, and telecom radio power distribution requiring stable component supply, long-term lifecycle support, and guaranteed authenticity.
Supply support for TPS16630PWPR includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Texas Instruments is a global semiconductor leader specializing in analog, embedded processing, and power management technologies with decades of industrial-grade reliability validation.
The TPS1663x family was engineered for rugged 60V industrial power rail protection - delivering programmable eFuse functionality with thermal regulation, precise fault timing, and safety certifications tailored to PLCs, motor drives, and telecom infrastructure.
FAQ
What is the maximum continuous current rating of the TPS16630PWPR?
The TPS16630PWPR supports 6A continuous output current with RON ≤ 53 mΩ across –40°C to +125°C. At 6A and 25°C, conduction loss is ~1.1W. Thermal design must account for ambient temperature, PCB copper area, and airflow to maintain junction temperature below 150°C - the datasheet specifies RθJA = 32.2°C/W for the HTSSOP package.
Does the TPS16630PWPR support output power limiting (PLIM)?
No, the TPS16630PWPR does not support output power limiting. PLIM is exclusive to TPS16632 and TPS16637 variants. The TPS16630PWPR provides adjustable current limiting (0.6–6A), UVLO, and OVP cutoff only - confirmed by TI's Device Comparison Table and Pin Functions table, which omits PLIM pin assignment for TPS16630.
How does the TPS16630PWPR handle inrush current into large capacitive loads?
The TPS16630PWPR uses its dVdT pin to control output slew rate: a capacitor from dVdT to GND sets ramp time (e.g., 22nF → 8.35ms), while leaving dVdT floating enables fastest charge (350–700µs) with automatic thermal regulation fallback if junction temperature exceeds 145°C. This prevents tripping during hot-plug into 1000µF+ loads.
What is the fault response behavior of the TPS16630PWPR during overcurrent events?
The TPS16630PWPR offers selectable fault response via the MODE pin: open = latch-off (FET stays disabled until SHDN cycle), grounded = auto-retry (attempts restart after 500–800ms). Overcurrent triggers either mode within 2.2–4.5µs for soft shorts or 1µs for hard shorts - independent of PLIM, since TPS16630PWPR lacks that feature.
Is the TPS16630PWPR UL 2367 recognized and IEC 62368-1 certified?
Yes, the TPS16630PWPR is UL 2367 recognized (File No. E169910, RILIM ≥ 3kΩ) and IEC 62368-1 certified. These certifications cover construction, flammability, and electrical safety - enabling direct use in end equipment without additional safety component qualification, provided layout follows TI's thermal and creepage guidelines.
TPS16630PWPR Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Texas Instruments
- Series:
- -
- Package/Case:
- 20-PowerTSSOP (0.173", 4.40mm Width)
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Function:
- Electronic Fuse
- Sensing Method:
- -
- Accuracy:
- ±2%
- Voltage - Input:
- 4.5V ~ 60V
- Current - Output:
- 6A
- Operating Temperature:
- -40°C ~ 125°C (TJ)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 20-HTSSOP
TPS16630PWPR FAQ
1.How can I place an order for TPS16630PWPR through Aetrix?
Please submit a Request for Quotation (RFQ) for TPS16630PWPR on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for TPS16630PWPR reliable?
The price and inventory of TPS16630PWPR are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for TPS16630PWPR is usually 5 days.
3.What payment methods are accepted for TPS16630PWPR?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for TPS16630PWPR transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for TPS16630PWPR?
TPS16630PWPR orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your TPS16630PWPR order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for TPS16630PWPR?
For technical support, including TPS16630PWPR datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your TPS16630PWPR requirements.
6.How does Aetrix verify that TPS16630PWPR is sourced from the original manufacturer or authorized distributors?
All TPS16630PWPR products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that TPS16630PWPR meets industry standards.
7.What is the process for return or replacement of TPS16630PWPR?
All TPS16630PWPR units undergo pre-shipment inspection (PSI). If there is an issue with TPS16630PWPR, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The TPS16630PWPR part is unused and in its original packaging.
Return procedure for TPS16630PWPR:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
TPS16630PWPR Tags
.jpg)
-
PSSI2021SAY,115
Nexperia USA Inc.

-
BCR401RE6327HTSA1
Infineon Technologies

-
INA199B2DCKR
Texas Instruments

-
INA199A1DCKR
Texas Instruments

-
INA199B1DCKR
Texas Instruments

-
NSI45015WT1G
onsemi

-
NSI45020T1G
onsemi

-
NSI45030AT1G
onsemi

-
NSI45025AT1G
onsemi

-
NSI45020AT1G
onsemi

-
NSI50010YT1G
onsemi

-
LM334Z/NOPB
Texas Instruments
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
