Texas Instruments TPS2011APWP
- Part No.:
- TPS2011APWP
- Manufacturer:
- Texas Instruments
- Package:
- 14-PowerTSSOP (0.173", 4.40mm Width)
- Datasheet:
-
TPS2011APWP.pdf
- Description:
- IC PWR SWTCH N-CHAN 1:1 14HTSSOP
- Quantity:
- Payment:

- Shipping:

Inventory:2,919
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
TPS2011APWP from Texas Instruments is a 50-mΩ N-channel MOSFET high-side power distribution switch with 0.9-A short-circuit current limit, logic-level enable input compatible with 3-V/5-V systems, and integrated thermal/short-circuit protection. It operates from 2.7 V to 5.5 V input and delivers controlled 6.1-ms rise time for inrush current limiting in USB-powered peripherals and hot-plug modules.
For engineers reviewing the TPS2011APWP datasheet, TPS2011APWP pinout, TPS2011APWP application, or TPS2011APWP equivalent, this device is selected for robust overcurrent handling in embedded power rails where precise current limiting (0.9 A), low quiescent supply current (10 μA disabled), and SOIC/TSSOP package compatibility are critical design requirements.
Technical Context
The TPS2011APWP implements an internal charge pump to drive the N-channel MOSFET gate above source potential, enabling full enhancement down to 2.7 V input without external components. Its current-limit threshold is fixed at 0.9 A (typical) at 25°C, with thermal shutdown activating at ~140°C junction temperature and automatic recovery after ~20°C hysteresis.
Undervoltage lockout disables the switch below ~2 V input, ensuring safe power-up sequencing. The device lacks a drain-source back-gate diode, preventing reverse current flow - a key requirement for bidirectional isolation in redundant power paths and hot-swap architectures.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Current Limit | 0.9 A typical at 25°C - sets maximum safe output during overload or short circuit |
| rDS(on) | 33 mΩ at 5 V, 25°C - enables low-loss power delivery with <100 mW conduction loss at 0.9 A |
| Rise Time | 6.1 ms typical - limits inrush current to protect upstream supply and downstream capacitors |
| Supply Voltage Range | 2.7 V to 5.5 V - supports single-supply operation across USB, 3.3-V, and 5-V systems |
| Standby Current | 10 μA max - minimizes system standby power in always-on applications |
| Enable Logic | Active-low, TTL/CMOS-compatible - simplifies interface with microcontrollers and FPGA I/O |
| Thermal Shutdown | ~140°C junction, with ~20°C hysteresis - prevents permanent damage during sustained fault conditions |
Pinout & Package
TPS2011APWP is housed in a 14-pin TSSOP (PWP) package with exposed thermal pad, optimized for surface-mount assembly and moderate power dissipation (700 mW at 25°C).
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| EN (Pin 7) | Logic Enable Input | Active-low control: logic 0 enables switch; logic 1 disables and reduces supply current to ≤10 μA |
| GND (Pin 1) | Power Ground Reference | Common return path for internal charge pump, driver, and current-sense circuitry |
| IN (Pins 2–6) | Input Power Supply | Parallel-connected pins accept up to 5.5 V input; low-impedance routing minimizes voltage drop |
| OUT (Pins 8–14) | Switched Output | High-side switched output delivering current-limited power to load; no backflow due to N-FET topology |
Key Features
| Feature | Design Value |
|---|---|
| Integrated Charge Pump | Enables full gate drive from 2.7 V input without external components - eliminates bootstrap capacitor requirement |
| Controlled Rise/Fall Times | 6.1-ms rise / 3.4-ms fall (typ.) - suppresses EMI and prevents voltage overshoot on capacitive loads |
| No Back-Gate Diode | Prevents reverse current flow from OUT to IN - essential for power domain isolation in multi-rail systems |
| Thermal Hysteresis | ~20°C recovery margin after shutdown - avoids oscillation during marginal thermal conditions |
| ESD Protection | 2-kV HBM / 200-V MM - meets industrial handling requirements without additional protection circuitry |
Applications
| USB Peripheral Power Switching | Hot-Swappable Module Protection |
|---|---|
Use Scenario: Powering USB hubs, card readers, or HID devices from a shared 5-V bus with strict inrush limits. IC Role / Device Role / Timing Role: High-side current-limited switch controlling power delivery with soft-start timing. Use Value: Prevents bus voltage droop and host port reset by limiting peak inrush to ≤0.9 A during plug-in events. |
Use Scenario: Inserting/replacing add-in cards (e.g., PCIe mezzanines, sensor modules) into live backplanes. IC Role / Device Role / Timing Role: Hot-plug controller enforcing controlled voltage ramp and fault isolation. Use Value: Eliminates connector arcing and system-level brownouts via 6.1-ms output ramp and automatic thermal shutdown. |
| Industrial I/O Power Management | Embedded System Rail Sequencing |
Use Scenario: Isolating 5-V field I/O circuits (relays, sensors) from main controller supply in PLCs or HMIs. IC Role / Device Role / Timing Role: Fault-protected power switch with current limiting and thermal cutoff. Use Value: Sustains operation during transient shorts (e.g., wiring faults) without requiring system reset or fuse replacement. |
Use Scenario: Enabling secondary 3.3-V or 5-V rails only after primary supply stabilizes in automotive infotainment units. IC Role / Device Role / Timing Role: Enable-controlled power switch with undervoltage lockout (UVLO) and logic-level interface. Use Value: Ensures clean power-up sequence by holding rail off until input exceeds 2 V, preventing erratic MCU boot behavior. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar high-side power switch applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| TPS2011AD | Same electrical specs, but in 8-pin SOIC (D) package - higher thermal resistance (172°C/W vs. ~120°C/W for PWP) | Better suited for prototyping or low-density boards where SOIC footprint is preferred | Select when board layout uses SOIC-8 or thermal load is light (<300 mW) |
| TPS2051BDBVR | 500-mA current limit, 30-mΩ rDS(on), SOT-23-5 package - lower current rating, smaller footprint, no thermal pad | Targeted at space-constrained, lower-power applications like portable instrumentation or wearables | Select when 0.5-A limit suffices and PCB area is premium; not a direct replacement for 0.9-A requirement |
Compared with TPS2011APWP, TPS2011AD offers identical functionality in a larger SOIC package with reduced thermal performance, while TPS2051BDBVR trades current capacity and thermal robustness for compact size - neither is pin-compatible, and both require layout revision for substitution.
Availability
TPS2011APWP is available at Aetrix Electronics and suitable for USB peripheral power switching, hot-swappable module protection, and industrial I/O power management requiring stable component supply across extended temperature ranges and long production lifecycles.
Supply support for TPS2011APWP includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Texas Instruments is a global semiconductor leader specializing in analog, embedded processing, and power management ICs, with decades of expertise in high-reliability power-switching solutions.
The TPS201xA family was designed specifically for robust hot-plug and overcurrent-prone applications in computing, industrial, and communications equipment - emphasizing fault tolerance, controlled turn-on, and wide-input-voltage operation.
FAQ
What is the exact short-circuit current limit of TPS2011APWP?
The TPS2011APWP has a typical short-circuit output current limit of 0.9 A at 25°C, with a minimum of 0.66 A and maximum of 1.1 A across temperature and process variation. This value is factory-trimmed and applies when the output is shorted to ground with the device enabled - it defines the constant-current mode ceiling before thermal shutdown intervenes.
Does TPS2011APWP support 3.3-V logic enable inputs?
Yes, TPS2011APWP supports 3.3-V logic levels on its EN pin: the low-level input voltage threshold is 0.5 V (max) when VI(IN) is between 2.7 V and 4.5 V, ensuring reliable activation with standard 3.3-V CMOS outputs. No level-shifting circuitry is required for interfacing with 3.3-V microcontrollers or FPGAs.
What is the thermal shutdown behavior of TPS2011APWP during continuous overload?
When the TPS2011APWP junction temperature reaches approximately 140°C under sustained overload, the thermal protection circuit disables the power switch. After cooling by ~20°C, the device automatically recovers and re-enables - cycling on/off until the fault is removed. This behavior is documented in the SLVS189C datasheet and verified across production lots.
Can TPS2011APWP operate from a 2.7-V supply without performance degradation?
Yes, TPS2011APWP is fully specified down to 2.7 V input: the internal charge pump maintains gate drive capability, rDS(on) increases only moderately (to ~37 mΩ at 3.3 V, 25°C), and rise time extends to 8.6 ms - all within guaranteed operating limits. No derating or external compensation is needed at minimum VIN.
Is there a back-gate diode in the TPS2011APWP MOSFET structure?
No, the TPS2011APWP uses an N-channel MOSFET configured as a high-side switch with no intrinsic drain-source back-gate diode. This eliminates reverse current flow from OUT to IN when the switch is off - a critical feature for power domain isolation in systems with multiple supplies or battery backup paths.
TPS2011APWP Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Texas Instruments
- Package/Case:
- 14-PowerTSSOP (0.173", 4.40mm Width)
- Series:
- -
- Packaging:
- Bulk
- Product Status:
- Active
- Switch Type:
- General Purpose
- Number of Outputs:
- 1
- Ratio - Input:Output:
- 1:1
- Output Configuration:
- High Side
- Output Type:
- N-Channel
- Interface:
- On/Off
- Voltage - Load:
- 2.7V ~ 5.5V
- Voltage - Supply (Vcc/Vdd):
- Not Required
- Current - Output (Max):
- 600mA
- Rds On (Typ):
- 33mOhm
- Input Type:
- Non-Inverting
- Features:
- -
- Fault Protection:
- Current Limiting (Fixed), Over Temperature, UVLO
- Operating Temperature:
- -40°C ~ 125°C (TJ)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 14-HTSSOP
TPS2011APWP FAQ
1.How can I place an order for TPS2011APWP through Aetrix?
Please submit a Request for Quotation (RFQ) for TPS2011APWP on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for TPS2011APWP reliable?
The price and inventory of TPS2011APWP are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for TPS2011APWP is usually 5 days.
3.What payment methods are accepted for TPS2011APWP?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for TPS2011APWP transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for TPS2011APWP?
TPS2011APWP orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your TPS2011APWP order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for TPS2011APWP?
For technical support, including TPS2011APWP datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your TPS2011APWP requirements.
6.How does Aetrix verify that TPS2011APWP is sourced from the original manufacturer or authorized distributors?
All TPS2011APWP products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that TPS2011APWP meets industry standards.
7.What is the process for return or replacement of TPS2011APWP?
All TPS2011APWP units undergo pre-shipment inspection (PSI). If there is an issue with TPS2011APWP, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The TPS2011APWP part is unused and in its original packaging.
Return procedure for TPS2011APWP:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
TPS2011APWP Tags

-
TPS22919DCKR
Texas Instruments

-
MIC2091-1YM5-TR
Microchip Technology

-
MIC2090-1YM5-TR
Microchip Technology

-
TPS22995RZFR
Texas Instruments

-
TPS22975DSGR
Texas Instruments

-
SIP32510DT-T1-GE3
Vishay Siliconix

-
ULN2003D1013TR
STMicroelectronics

-
MIC2005A-1YM5-TR
Microchip Technology

-
MIC2005A-1YM6-TR
Microchip Technology

-
TPS22916BYFPR
Texas Instruments

-
TPS22917DBVR
Texas Instruments
-
ULN2003APWR
Texas Instruments
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

